JPH0464034B2 - - Google Patents

Info

Publication number
JPH0464034B2
JPH0464034B2 JP58182040A JP18204083A JPH0464034B2 JP H0464034 B2 JPH0464034 B2 JP H0464034B2 JP 58182040 A JP58182040 A JP 58182040A JP 18204083 A JP18204083 A JP 18204083A JP H0464034 B2 JPH0464034 B2 JP H0464034B2
Authority
JP
Japan
Prior art keywords
data
scan
integrated circuit
unit
lsi
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP58182040A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6073377A (ja
Inventor
Toshihiko Tada
Akira Kaneko
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP58182040A priority Critical patent/JPS6073377A/ja
Publication of JPS6073377A publication Critical patent/JPS6073377A/ja
Publication of JPH0464034B2 publication Critical patent/JPH0464034B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2851—Testing of integrated circuits [IC]
    • G01R31/2853—Electrical testing of internal connections or -isolation, e.g. latch-up or chip-to-lead connections

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)
JP58182040A 1983-09-30 1983-09-30 集積回路素子実装ユニットの試験方式 Granted JPS6073377A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58182040A JPS6073377A (ja) 1983-09-30 1983-09-30 集積回路素子実装ユニットの試験方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58182040A JPS6073377A (ja) 1983-09-30 1983-09-30 集積回路素子実装ユニットの試験方式

Publications (2)

Publication Number Publication Date
JPS6073377A JPS6073377A (ja) 1985-04-25
JPH0464034B2 true JPH0464034B2 (enrdf_load_stackoverflow) 1992-10-13

Family

ID=16111283

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58182040A Granted JPS6073377A (ja) 1983-09-30 1983-09-30 集積回路素子実装ユニットの試験方式

Country Status (1)

Country Link
JP (1) JPS6073377A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2012105275A1 (ja) * 2011-02-04 2012-08-09 株式会社ブリヂストン 空気入りタイヤ用リム

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2012105275A1 (ja) * 2011-02-04 2012-08-09 株式会社ブリヂストン 空気入りタイヤ用リム

Also Published As

Publication number Publication date
JPS6073377A (ja) 1985-04-25

Similar Documents

Publication Publication Date Title
US5115435A (en) Method and apparatus for bus executed boundary scanning
US4601034A (en) Method and apparatus for testing very large scale integrated memory circuits
US4191996A (en) Self-configurable computer and memory system
EP0008380B1 (en) Electronic circuit assembly for testing module interconnections
JPS5844521A (ja) 集積回路実装構造体
JPS6314382B2 (enrdf_load_stackoverflow)
JPH02171668A (ja) 電子素子のテスト方法
US4333142A (en) Self-configurable computer and memory system
US20030046625A1 (en) Method and apparatus for efficient control of multiple tap controllers
JPH0464034B2 (enrdf_load_stackoverflow)
JP2000131389A (ja) Ｉｃチップ内モジュールテスト制御方式
US11688482B2 (en) Digital circuit testing and analysis module, system and method thereof
Jandhyala et al. Design-for-test analysis of a buffered sdram dimm
US6445205B1 (en) Method of testing integrated circuits
JP2837703B2 (ja) 故障診断装置
JPH0312099A (ja) 直列データ伝送路を有する記録素子のテスト方法
JPS6082871A (ja) 論理集積回路
JPH0436464B2 (enrdf_load_stackoverflow)
JP2870001B2 (ja) 論理回路パッケージ
JP2002243801A (ja) 半導体集積回路
JP2004069642A (ja) 半導体集積回路装置
Zorian et al. Multi-chip modules testing and DfT
JPH0344781A (ja) 大規模集積回路
JP2000215077A (ja) アドレス線のテスト方法
JPS6032213B2 (ja) 論理装置の診断方式