JPH0462U - - Google Patents

Info

Publication number
JPH0462U
JPH0462U JP4045190U JP4045190U JPH0462U JP H0462 U JPH0462 U JP H0462U JP 4045190 U JP4045190 U JP 4045190U JP 4045190 U JP4045190 U JP 4045190U JP H0462 U JPH0462 U JP H0462U
Authority
JP
Japan
Prior art keywords
circuit
signal
output
binary
processing circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP4045190U
Other languages
Japanese (ja)
Other versions
JPH0751635Y2 (en
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP4045190U priority Critical patent/JPH0751635Y2/en
Publication of JPH0462U publication Critical patent/JPH0462U/ja
Application granted granted Critical
Publication of JPH0751635Y2 publication Critical patent/JPH0751635Y2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本考案の原理構成を示す図、第2図は
本考案の実施例として第1図中の逐次処理回路の
構成を示す図、第3図は第2図の動作波形図、第
4図は従来の装置の構成を示す図、第5図は第4
図の動作波形図、第6図・第7図は第4図におけ
る異なる動作を示す図である。 1……アナログ信号入力端子、6……デコーダ
回路、8−1,8−2……複数の二値化回路、9
……逐次処理回路。
FIG. 1 is a diagram showing the principle configuration of the present invention, FIG. 2 is a diagram showing the configuration of the sequential processing circuit in FIG. 1 as an embodiment of the present invention, and FIG. 3 is an operational waveform diagram of FIG. Figure 4 is a diagram showing the configuration of a conventional device, and Figure 5 is a diagram showing the configuration of a conventional device.
The operation waveform diagrams in FIG. 6 and FIG. 7 are diagrams showing different operations in FIG. 4. 1...Analog signal input terminal, 6...Decoder circuit, 8-1, 8-2...Plural binarization circuits, 9
...Sequential processing circuit.

Claims (1)

【実用新案登録請求の範囲】 物体上に記録された信号を読取つたアナログ信
号の印加される端子と、 該印加端子に並列接続され、二値化動作特性が
互いに異なる二値化回路と、 各二値化回路の出力が印加され、それを逐次信
号に変換する逐次処理回路と、 該逐次処理回路の出力をデコードするデコーダ
回路とで構成すること を特徴とする二値化信号読取装置。
[Claims for Utility Model Registration] A terminal to which an analog signal is applied by reading a signal recorded on an object; a binarization circuit connected in parallel to the application terminal and having different binarization operation characteristics; A binary signal reading device comprising: a sequential processing circuit to which the output of a binary circuit is applied and converts it into a sequential signal; and a decoder circuit that decodes the output of the sequential processing circuit.
JP4045190U 1990-04-16 1990-04-16 Binary signal reader Expired - Lifetime JPH0751635Y2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4045190U JPH0751635Y2 (en) 1990-04-16 1990-04-16 Binary signal reader

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4045190U JPH0751635Y2 (en) 1990-04-16 1990-04-16 Binary signal reader

Publications (2)

Publication Number Publication Date
JPH0462U true JPH0462U (en) 1992-01-06
JPH0751635Y2 JPH0751635Y2 (en) 1995-11-22

Family

ID=31550255

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4045190U Expired - Lifetime JPH0751635Y2 (en) 1990-04-16 1990-04-16 Binary signal reader

Country Status (1)

Country Link
JP (1) JPH0751635Y2 (en)

Also Published As

Publication number Publication date
JPH0751635Y2 (en) 1995-11-22

Similar Documents

Publication Publication Date Title
JPS6454484U (en)
JPH0462U (en)
JPS593617U (en) Amplitude limiting circuit
JPS62169831U (en)
JPS5834438U (en) Waveform shaping circuit
JPS5963513U (en) Detection circuit
JPH0163224U (en)
JPH01133697U (en)
JPH0392849U (en)
JPH0358036U (en)
JPS61114375U (en)
JPH0163225U (en)
JPS6074341U (en) switching circuit
JPS643319U (en)
JPH01133601U (en)
JPS5925489U (en) Ultrasonic receiving circuit
JPH0286217U (en)
JPS59182797U (en) alarm circuit
JPS6115818U (en) load switching circuit
JPH01147535U (en)
JPS61196366U (en)
JPS6088634U (en) Signal switching circuit
JPS62100800U (en)
JPS6258941U (en)
JPH01147518U (en)

Legal Events

Date Code Title Description
R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

EXPY Cancellation because of completion of term