JPH0461384B2 - - Google Patents

Info

Publication number
JPH0461384B2
JPH0461384B2 JP62110867A JP11086787A JPH0461384B2 JP H0461384 B2 JPH0461384 B2 JP H0461384B2 JP 62110867 A JP62110867 A JP 62110867A JP 11086787 A JP11086787 A JP 11086787A JP H0461384 B2 JPH0461384 B2 JP H0461384B2
Authority
JP
Japan
Prior art keywords
request
address
cache
cycle
main memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP62110867A
Other languages
English (en)
Japanese (ja)
Other versions
JPS63276645A (ja
Inventor
Atsushi Ike
Hideki Oosone
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP62110867A priority Critical patent/JPS63276645A/ja
Publication of JPS63276645A publication Critical patent/JPS63276645A/ja
Publication of JPH0461384B2 publication Critical patent/JPH0461384B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Memory System Of A Hierarchy Structure (AREA)
  • Advance Control (AREA)
JP62110867A 1987-05-08 1987-05-08 キャッシュ・メモリ制御方式 Granted JPS63276645A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62110867A JPS63276645A (ja) 1987-05-08 1987-05-08 キャッシュ・メモリ制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62110867A JPS63276645A (ja) 1987-05-08 1987-05-08 キャッシュ・メモリ制御方式

Publications (2)

Publication Number Publication Date
JPS63276645A JPS63276645A (ja) 1988-11-14
JPH0461384B2 true JPH0461384B2 (enrdf_load_html_response) 1992-09-30

Family

ID=14546695

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62110867A Granted JPS63276645A (ja) 1987-05-08 1987-05-08 キャッシュ・メモリ制御方式

Country Status (1)

Country Link
JP (1) JPS63276645A (enrdf_load_html_response)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6199140B1 (en) 1997-10-30 2001-03-06 Netlogic Microsystems, Inc. Multiport content addressable memory device and timing signals
US6240485B1 (en) 1998-05-11 2001-05-29 Netlogic Microsystems, Inc. Method and apparatus for implementing a learn instruction in a depth cascaded content addressable memory system
US6219748B1 (en) 1998-05-11 2001-04-17 Netlogic Microsystems, Inc. Method and apparatus for implementing a learn instruction in a content addressable memory device

Also Published As

Publication number Publication date
JPS63276645A (ja) 1988-11-14

Similar Documents

Publication Publication Date Title
JP3765586B2 (ja) 多重プロセッサコンピューターシステムのアーキテクチャ
JP3934710B2 (ja) マイクロプロセッサ
US4851991A (en) Central processor unit for digital data processing system including write buffer management mechanism
EP0303648B1 (en) Central processor unit for digital data processing system including cache management mechanism
JPS629942B2 (enrdf_load_html_response)
JPH03135641A (ja) マイクロプロセッサ
US5091845A (en) System for controlling the storage of information in a cache memory
JPS62145340A (ja) キヤツシユメモリ制御方式
US5119484A (en) Selections between alternate control word and current instruction generated control word for alu in respond to alu output and current instruction
US5226170A (en) Interface between processor and special instruction processor in digital data processing system
US6345320B1 (en) DMA address buffer and cache-memory control system
EP0428149A2 (en) Cache controller
US20020166004A1 (en) Method for implementing soft-DMA (software based direct memory access engine) for multiple processor systems
JPH0461384B2 (enrdf_load_html_response)
JPH0516061B2 (enrdf_load_html_response)
US5276892A (en) Destination control logic for arithmetic and logic unit for digital data processor
JPH05120124A (ja) マイクロプロセツサ内蔵型のメモリ制御構造
JP3039391B2 (ja) メモリシステム
JP2680293B2 (ja) データ処理装置及びキャッシュメモリ制御方法
CA1305557C (en) Control signal generation circuit for arithmetic and logic unit for digital processor
JPH0456345B2 (enrdf_load_html_response)
JPH02259945A (ja) ストア処理方式
JP2791319B2 (ja) データ処理装置
JPS6054057A (ja) キャッシュメモリ制御装置
JPH05265916A (ja) データ処理装置

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees