JPH0458070B2 - - Google Patents

Info

Publication number
JPH0458070B2
JPH0458070B2 JP57113320A JP11332082A JPH0458070B2 JP H0458070 B2 JPH0458070 B2 JP H0458070B2 JP 57113320 A JP57113320 A JP 57113320A JP 11332082 A JP11332082 A JP 11332082A JP H0458070 B2 JPH0458070 B2 JP H0458070B2
Authority
JP
Japan
Prior art keywords
memory
register
gate
contents
new
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP57113320A
Other languages
English (en)
Japanese (ja)
Other versions
JPS593652A (ja
Inventor
Fumyasu Hirose
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP57113320A priority Critical patent/JPS593652A/ja
Publication of JPS593652A publication Critical patent/JPS593652A/ja
Publication of JPH0458070B2 publication Critical patent/JPH0458070B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/26—Functional testing
    • G06F11/261—Functional testing by simulating additional hardware, e.g. fault simulation
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/32—Circuit design at the digital level
    • G06F30/33—Design verification, e.g. functional simulation or model checking

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Quality & Reliability (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
JP57113320A 1982-06-30 1982-06-30 ハ−ド論理シミユレ−タ装置 Granted JPS593652A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57113320A JPS593652A (ja) 1982-06-30 1982-06-30 ハ−ド論理シミユレ−タ装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57113320A JPS593652A (ja) 1982-06-30 1982-06-30 ハ−ド論理シミユレ−タ装置

Publications (2)

Publication Number Publication Date
JPS593652A JPS593652A (ja) 1984-01-10
JPH0458070B2 true JPH0458070B2 (enrdf_load_stackoverflow) 1992-09-16

Family

ID=14609240

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57113320A Granted JPS593652A (ja) 1982-06-30 1982-06-30 ハ−ド論理シミユレ−タ装置

Country Status (1)

Country Link
JP (1) JPS593652A (enrdf_load_stackoverflow)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6142040A (ja) * 1984-08-03 1986-02-28 Nec Corp 論理シミユレ−タ
JPS63124141A (ja) * 1986-11-13 1988-05-27 Nec Corp シミユレ−タ
JPS63204441A (ja) * 1987-02-20 1988-08-24 Fujitsu Ltd 論理シミユレ−シヨン専用プロセツサの処理方式
EP0440553B1 (en) * 1990-01-29 2001-10-17 Fujitsu Limited Gate addressing system for logic simulation machine

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5939044B2 (ja) * 1978-08-21 1984-09-20 オムロン株式会社 イニシヤル・プログラム・ロ−ド方式

Also Published As

Publication number Publication date
JPS593652A (ja) 1984-01-10

Similar Documents

Publication Publication Date Title
JP4994393B2 (ja) 単一のマスターモデルから異なる抽象化レベルの複数のモデルを生成するシステムと方法
US6023568A (en) Extracting accurate and efficient timing models of latch-based designs
JPS633344B2 (enrdf_load_stackoverflow)
Beer et al. RuleBase: Model checking at IBM
WO2022116642A1 (zh) 一种存储器参数提取方法、装置、设备及可读存储介质
JP2003502736A (ja) 動的なパーティショニングおよびオンデマンド評価を使用した回路シミュレーション
Drechsler et al. Gatecomp: Equivalence checking of digital circuits in an industrial environment
JPH0458070B2 (enrdf_load_stackoverflow)
US5880975A (en) Method of producing simplified code from a circuit compiler
US5761488A (en) Logic translation method for increasing simulation emulation efficiency
US7130784B2 (en) Logic simulation
JP2000057203A (ja) ネットリスト変換の使用によるレベル化コンパイル済みコ―ドのシミュレ―ション方法
US9659142B1 (en) Methods, systems, and articles of manufacture for trace warping for electronic designs
CN118261095A (zh) 一种故障仿真方法和相关设备
US11106846B1 (en) Systems and methods for emulation data array compaction
US6668359B1 (en) Verilog to vital translator
US7689400B2 (en) Reconstruction of data from simulation models
CN113806431A (zh) 一种传输仿真数据的方法、电子系统及存储介质
JP2835567B2 (ja) 対象の動作を時系列的に検証するシミュレータのためのバックトラッキング方式及びバックトラッキング方法
US5949990A (en) Method of efficiently modeling tri-state gates
US11048843B1 (en) Dynamic netlist modification of compacted data arrays in an emulation system
JPS61201347A (ja) 論理シミユレ−シヨン装置
JP2924968B2 (ja) 時間双方向シミュレーション装置
JPS6311715B2 (enrdf_load_stackoverflow)
Yakovlev et al. Petri nets and asynchronous circuit design