JPH0454417B2 - - Google Patents

Info

Publication number
JPH0454417B2
JPH0454417B2 JP5598783A JP5598783A JPH0454417B2 JP H0454417 B2 JPH0454417 B2 JP H0454417B2 JP 5598783 A JP5598783 A JP 5598783A JP 5598783 A JP5598783 A JP 5598783A JP H0454417 B2 JPH0454417 B2 JP H0454417B2
Authority
JP
Japan
Prior art keywords
nrzi
code
clock
nrzi code
change
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP5598783A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59181862A (ja
Inventor
Shigeo Nanbu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Shibaura Electric Co Ltd filed Critical Tokyo Shibaura Electric Co Ltd
Priority to JP5598783A priority Critical patent/JPS59181862A/ja
Publication of JPS59181862A publication Critical patent/JPS59181862A/ja
Publication of JPH0454417B2 publication Critical patent/JPH0454417B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/14—Digital recording or reproducing using self-clocking codes
    • G11B20/1403—Digital recording or reproducing using self-clocking codes characterised by the use of two levels
    • G11B20/1407—Digital recording or reproducing using self-clocking codes characterised by the use of two levels code representation depending on a single bit, i.e. where a one is always represented by a first code symbol while a zero is always represented by a second code symbol
    • G11B20/1419—Digital recording or reproducing using self-clocking codes characterised by the use of two levels code representation depending on a single bit, i.e. where a one is always represented by a first code symbol while a zero is always represented by a second code symbol to or from biphase level coding, i.e. to or from codes where a one is coded as a transition from a high to a low level during the middle of a bit cell and a zero is encoded as a transition from a low to a high level during the middle of a bit cell or vice versa, e.g. split phase code, Manchester code conversion to or from biphase space or mark coding, i.e. to or from codes where there is a transition at the beginning of every bit cell and a one has no second transition and a zero has a second transition one half of a bit period later or vice versa, e.g. double frequency code, FM code

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Dc Digital Transmission (AREA)
JP5598783A 1983-03-31 1983-03-31 Ｎｒｚｉ復号器 Granted JPS59181862A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP5598783A JPS59181862A (ja) 1983-03-31 1983-03-31 Ｎｒｚｉ復号器

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5598783A JPS59181862A (ja) 1983-03-31 1983-03-31 Ｎｒｚｉ復号器

Publications (2)

Publication Number Publication Date
JPS59181862A JPS59181862A (ja) 1984-10-16
JPH0454417B2 true JPH0454417B2 (de) 1992-08-31

Family

ID=13014430

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5598783A Granted JPS59181862A (ja) 1983-03-31 1983-03-31 Ｎｒｚｉ復号器

Country Status (1)

Country Link
JP (1) JPS59181862A (de)

Also Published As

Publication number Publication date
JPS59181862A (ja) 1984-10-16

Similar Documents

Publication Publication Date Title
US5023891A (en) Method and circuit for decoding a Manchester code signal
JPH055711Y2 (de)
EP0040632B1 (de) Datenverarbeitungsanlage mit serieller datenübertragung zwischen subsystemen
KR0150214B1 (ko) 바이트 폭 탄성 버퍼
JPH11514765A (ja) マスタ・クロックを用いて位相ずれした受信データ・ストリームを再同期させる方法およびシステム
US4862482A (en) Receiver for Manchester encoded data
US5748123A (en) Decoding apparatus for Manchester code
US5131015A (en) Combined BAUD rate generator and digital phase locked loop
EP0237238B1 (de) Dekoder
US4740998A (en) Clock recovery circuit and method
US5179664A (en) Symbol-wide elasticity buffer with a read-only section and a read-write section
US6977973B1 (en) System and method for decoding manchester data
US8675798B1 (en) Systems, circuits, and methods for phase inversion
US6327259B1 (en) Flexible placement of serial data within a time divisioned multiplexed frame through programmable time slot start and stop bit positions
US7698588B2 (en) Circuit and related method for synchronizing data signals to a core clock
US6148038A (en) Circuit for detecting and decoding phase encoded digital serial data
US5327466A (en) 1X asynchronous data sampling clock
US5510786A (en) CMI encoder circuit
EP0140703A2 (de) Pulsbreitendekoder für serielle, doppelfrequenzkodierte Daten
US4809301A (en) Detection apparatus for bi-phase signals
JPS59181862A (ja) Ｎｒｚｉ復号器
KR100214473B1 (ko) 맨체스터 디코더
JP3201352B2 (ja) 同期化回路
JP2851076B2 (ja) 高速通信データ連係の送信方法並びに送信システム
KR0149720B1 (ko) 맨체스터 디코더