JPH0451836B2 - - Google Patents

Info

Publication number
JPH0451836B2
JPH0451836B2 JP56202319A JP20231981A JPH0451836B2 JP H0451836 B2 JPH0451836 B2 JP H0451836B2 JP 56202319 A JP56202319 A JP 56202319A JP 20231981 A JP20231981 A JP 20231981A JP H0451836 B2 JPH0451836 B2 JP H0451836B2
Authority
JP
Japan
Prior art keywords
circuit
signal
frequency
output
synchronization
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP56202319A
Other languages
English (en)
Japanese (ja)
Other versions
JPS58102980A (ja
Inventor
Shunsuke Furukawa
Zenji Hatsutori
Kazuhiro Suzuki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Priority to JP20231981A priority Critical patent/JPS58102980A/ja
Publication of JPS58102980A publication Critical patent/JPS58102980A/ja
Publication of JPH0451836B2 publication Critical patent/JPH0451836B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Digital Computer Display Output (AREA)
  • Color Television Systems (AREA)
JP20231981A 1981-12-15 1981-12-15 マイクロコンピユ−タ用表示同期回路 Granted JPS58102980A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP20231981A JPS58102980A (ja) 1981-12-15 1981-12-15 マイクロコンピユ−タ用表示同期回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP20231981A JPS58102980A (ja) 1981-12-15 1981-12-15 マイクロコンピユ−タ用表示同期回路

Publications (2)

Publication Number Publication Date
JPS58102980A JPS58102980A (ja) 1983-06-18
JPH0451836B2 true JPH0451836B2 (enrdf_load_stackoverflow) 1992-08-20

Family

ID=16455570

Family Applications (1)

Application Number Title Priority Date Filing Date
JP20231981A Granted JPS58102980A (ja) 1981-12-15 1981-12-15 マイクロコンピユ−タ用表示同期回路

Country Status (1)

Country Link
JP (1) JPS58102980A (enrdf_load_stackoverflow)

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5526792A (en) * 1978-08-17 1980-02-26 Toshiba Corp Television screen display unit

Also Published As

Publication number Publication date
JPS58102980A (ja) 1983-06-18

Similar Documents

Publication Publication Date Title
US6532042B1 (en) Clock supply device for use in digital video apparatus
EP0180450B1 (en) Television display apparatus having character generator with non-line-locked clock
AU5940999A (en) Clock generator, and image displaying apparatus and method
CA1240388A (en) Digital scan converter
US5912714A (en) Clock generator for a video signal processing apparatus
US4558349A (en) Color subcarrier generator
JPH0451836B2 (enrdf_load_stackoverflow)
JPH0321918B2 (enrdf_load_stackoverflow)
US5534939A (en) Digital video clock generation system
JP2687484B2 (ja) 自動周波数制御回路
KR100243364B1 (ko) 동기 발생 ic를 이용한 더블 스캔 컨버터 회로
JP3511821B2 (ja) 映像信号処理回路
JP3277160B2 (ja) Ｐａｌ方式の同期信号発生回路
JP3085505B2 (ja) スキュー対応ｐｌｌ回路
KR100189052B1 (ko) 팔-엠 방식의 컬러 씨씨디 카메라
JPS643252Y2 (enrdf_load_stackoverflow)
JPH06133327A (ja) 画像処理装置
JP3071712B2 (ja) オンスクリーン・ディスプレイ
JP2661300B2 (ja) 画像標本化クロックの制御方法
JPH0213796B2 (enrdf_load_stackoverflow)
JP3008382B2 (ja) Ｐａｌ用信号変換回路およびそれを用いたｐａｌ用ビデオ信号生成方法
KR200274172Y1 (ko) 디지털 그래픽 기능을 이용한 온스크린 디스플레이출력장치
KR19990001545A (ko) 영상처리 시스템에서의 동기신호 발생장치
JPH04288783A (ja) 映像装置のクロック発生回路
JPH04360194A (ja) 表示メモリ制御装置