JPH0450633B2 - - Google Patents

Info

Publication number
JPH0450633B2
JPH0450633B2 JP6319783A JP6319783A JPH0450633B2 JP H0450633 B2 JPH0450633 B2 JP H0450633B2 JP 6319783 A JP6319783 A JP 6319783A JP 6319783 A JP6319783 A JP 6319783A JP H0450633 B2 JPH0450633 B2 JP H0450633B2
Authority
JP
Japan
Prior art keywords
conversion circuit
circuit
input
signal
drain
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP6319783A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59188780A (ja
Inventor
Tadayoshi Enomoto
Masaaki Yasumoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP6319783A priority Critical patent/JPS59188780A/ja
Publication of JPS59188780A publication Critical patent/JPS59188780A/ja
Publication of JPH0450633B2 publication Critical patent/JPH0450633B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06G—ANALOGUE COMPUTERS
    • G06G7/00—Devices in which the computing operation is performed by varying electric or magnetic quantities
    • G06G7/12—Arrangements for performing computing operations, e.g. operational amplifiers
    • G06G7/16—Arrangements for performing computing operations, e.g. operational amplifiers for multiplication or division

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Theoretical Computer Science (AREA)
  • Power Engineering (AREA)
  • Software Systems (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Amplifiers (AREA)
JP6319783A 1983-04-11 1983-04-11 ４象限アナログ信号乗算回路 Granted JPS59188780A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP6319783A JPS59188780A (ja) 1983-04-11 1983-04-11 ４象限アナログ信号乗算回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP6319783A JPS59188780A (ja) 1983-04-11 1983-04-11 ４象限アナログ信号乗算回路

Publications (2)

Publication Number Publication Date
JPS59188780A JPS59188780A (ja) 1984-10-26
JPH0450633B2 true JPH0450633B2 (enrdf_load_stackoverflow) 1992-08-14

Family

ID=13222248

Family Applications (1)

Application Number Title Priority Date Filing Date
JP6319783A Granted JPS59188780A (ja) 1983-04-11 1983-04-11 ４象限アナログ信号乗算回路

Country Status (1)

Country Link
JP (1) JPS59188780A (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4735050B2 (ja) * 2005-05-23 2011-07-27 日産自動車株式会社 フードリッジの補強構造

Also Published As

Publication number Publication date
JPS59188780A (ja) 1984-10-26

Similar Documents

Publication Publication Date Title
EP0459513B1 (en) Analog multiplier
US5563598A (en) Differential comparator cirucit
EP0308007B1 (en) A circuit arrangement for storing sampled analogue electrical currents
EP0508736B1 (en) Four quadrant analog multiplier circuit of floating input type
US5847601A (en) Switched capacitor common mode feedback circuit for differential operational amplifier and method
EP0483419A1 (en) Fully differential sample and hold adder circuit
JPS6349271B2 (enrdf_load_stackoverflow)
KR950014094B1 (ko) 샘플된 아날로그 전기신호 처리방법 및 장치
US5254889A (en) MOSFET analog multiplier
US3696305A (en) High speed high accuracy sample and hold circuit
US5966040A (en) CMOS current-mode four-quadrant analog multiplier
US4387439A (en) Semiconductor analog multiplier
US4101966A (en) 4-quadrant multiplier
US4633192A (en) Integrated circuit operating as a current-mirror type CMOS amplifier
JPH0450633B2 (enrdf_load_stackoverflow)
US4156924A (en) CMOS Analog multiplier for CCD signal processing
US5805007A (en) Low-power, low-voltage four-quadrant analog multiplier, particularly for neural applications
US4559498A (en) Symmetrical integrator and application of said integrator to an electric filter
JP3522457B2 (ja) ベクトル絶対値演算回路
Langlois Comments on'A CMOS four-quadrant multiplier': effects of threshold voltage
EP0630107B1 (en) Differential load stage with stepwise variable impedance, and clocked comparator comprising such a load stage
KR950013021A (ko) 전압 리미트 회로
JPH0533432B2 (enrdf_load_stackoverflow)
Maundy et al. Useful multipliers for low-voltage applications
JPS583072A (ja) アナログ信号乗算回路