JPH04502677A - データパス素子の分析方法 - Google Patents
データパス素子の分析方法Info
- Publication number
- JPH04502677A JPH04502677A JP2503093A JP50309390A JPH04502677A JP H04502677 A JPH04502677 A JP H04502677A JP 2503093 A JP2503093 A JP 2503093A JP 50309390 A JP50309390 A JP 50309390A JP H04502677 A JPH04502677 A JP H04502677A
- Authority
- JP
- Japan
- Prior art keywords
- stage
- delay
- pipeline
- multiplier
- bits
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 claims description 34
- 238000004891 communication Methods 0.000 claims description 4
- 238000012545 processing Methods 0.000 description 20
- 230000008569 process Effects 0.000 description 11
- 230000001934 delay Effects 0.000 description 9
- 238000007792 addition Methods 0.000 description 7
- 230000001186 cumulative effect Effects 0.000 description 6
- 230000006870 function Effects 0.000 description 3
- 238000013459 approach Methods 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 230000008859 change Effects 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 241000282994 Cervidae Species 0.000 description 1
- 241000009298 Trigla lyra Species 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 239000012267 brine Substances 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000003780 insertion Methods 0.000 description 1
- 230000037431 insertion Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- HPALAKNZSZLMCH-UHFFFAOYSA-M sodium;chloride;hydrate Chemical compound O.[Na+].[Cl-] HPALAKNZSZLMCH-UHFFFAOYSA-M 0.000 description 1
- 238000013519 translation Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3867—Concurrent instruction execution, e.g. pipeline or look ahead using instruction pipelines
- G06F9/3875—Pipelining a single stage, e.g. superpipelining
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Software Systems (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Evolutionary Computation (AREA)
- Geometry (AREA)
- Complex Calculations (AREA)
- Noise Elimination (AREA)
- Position Fixing By Use Of Radio Waves (AREA)
- Monitoring And Testing Of Transmission In General (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US29705789A | 1989-01-13 | 1989-01-13 | |
US297,057 | 1989-01-13 |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH04502677A true JPH04502677A (ja) | 1992-05-14 |
Family
ID=23144674
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2503093A Pending JPH04502677A (ja) | 1989-01-13 | 1990-01-12 | データパス素子の分析方法 |
Country Status (4)
Country | Link |
---|---|
JP (1) | JPH04502677A (zh) |
DE (1) | DE4090021T (zh) |
GB (1) | GB2244829B (zh) |
WO (1) | WO1990008362A2 (zh) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH07141148A (ja) * | 1993-11-16 | 1995-06-02 | Kanebo Ltd | パイプライン並列乗算器 |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5519626A (en) * | 1993-07-09 | 1996-05-21 | Hewlett-Packard Company | Method of dividing a pipelined stage into two stages in a computer-aided design system |
US9110689B2 (en) * | 2012-11-19 | 2015-08-18 | Qualcomm Technologies, Inc. | Automatic pipeline stage insertion |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3875391A (en) * | 1973-11-02 | 1975-04-01 | Raytheon Co | Pipeline signal processor |
US4263651A (en) * | 1979-05-21 | 1981-04-21 | International Business Machines Corporation | Method for determining the characteristics of a logic block graph diagram to provide an indication of path delays between the blocks |
US4549280A (en) * | 1982-12-20 | 1985-10-22 | Sperry Corporation | Apparatus for creating a multiplication pipeline of arbitrary size |
US4736333A (en) * | 1983-08-15 | 1988-04-05 | California Institute Of Technology | Electronic musical instrument |
US4799182A (en) * | 1984-10-16 | 1989-01-17 | The Commonwealth Of Australia | Cellular floating-point serial pipelined multiplier |
JPS61114338A (ja) * | 1984-11-09 | 1986-06-02 | Hitachi Ltd | 乗算器 |
US4736335A (en) * | 1984-11-13 | 1988-04-05 | Zoran Corporation | Multiplier-accumulator circuit using latched sums and carries |
US4698760A (en) * | 1985-06-06 | 1987-10-06 | International Business Machines | Method of optimizing signal timing delays and power consumption in LSI circuits |
US4827428A (en) * | 1985-11-15 | 1989-05-02 | American Telephone And Telegraph Company, At&T Bell Laboratories | Transistor sizing system for integrated circuits |
US4811260A (en) * | 1986-11-13 | 1989-03-07 | Fujitsu Limited | Signal processing circuit |
-
1990
- 1990-01-12 JP JP2503093A patent/JPH04502677A/ja active Pending
- 1990-01-12 WO PCT/US1990/000266 patent/WO1990008362A2/en active Application Filing
- 1990-01-12 DE DE19904090021 patent/DE4090021T/de not_active Withdrawn
-
1991
- 1991-07-03 GB GB9114332A patent/GB2244829B/en not_active Expired - Fee Related
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH07141148A (ja) * | 1993-11-16 | 1995-06-02 | Kanebo Ltd | パイプライン並列乗算器 |
Also Published As
Publication number | Publication date |
---|---|
GB9114332D0 (en) | 1991-09-04 |
GB2244829B (en) | 1993-01-13 |
GB2244829A (en) | 1991-12-11 |
WO1990008362A2 (en) | 1990-07-26 |
DE4090021T (zh) | 1991-11-21 |
WO1990008362A3 (en) | 1990-09-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Hartley et al. | Digit-serial processing techniques | |
Owens et al. | A VLSI chip for the Winograd/prime factor algorithm to compute the discrete Fourier transform | |
US5133069A (en) | Technique for placement of pipelining stages in multi-stage datapath elements with an automated circuit design system | |
Pieper et al. | Efficient Dedicated Multiplication Blocks for 2's Complement Radix-2m Array Multipliers. | |
Yamamoto et al. | A systematic methodology for design and analysis of approximate array multipliers | |
US5212782A (en) | Automated method of inserting pipeline stages in a data path element to achieve a specified operating frequency | |
Madhavi et al. | Implementation of programmable fir filter using dadda multiplier and parallel prefix adder | |
JPH04502677A (ja) | データパス素子の分析方法 | |
JP2007500388A (ja) | 長整数乗算器 | |
Putra et al. | Optimized hardware algorithm for integer cube root calculation and its efficient architecture | |
Calland et al. | Retiming DAGs [direct acyclic graph] | |
Fonseca et al. | Design of a radix-2m hybrid array multiplier using carry save adder format | |
Asad et al. | Radix-8 design alternatives of fast two operands interleaved multiplication with enhanced architecture | |
Shrivastava et al. | Implementation of Radix-2 Booth Multiplier and Comparison with Radix-4 Encoder Booth Multiplier | |
Gaikwad et al. | Analysis of Array Multiplier and Vedic Multiplier using Xilinx | |
Samanth et al. | A novel approach to develop low power MACs for 2D image filtering | |
Gopi et al. | 128 Bit unsigned multiplier design and implementation using an efficient SQRT-CSLA | |
Chang et al. | Fixed-point computing element design for transcendental functions and primary operations in speech processing | |
Bessalah et al. | Left to right serial multiplier for large numbers on FPGA | |
Sairam et al. | FPGA Implementation of Area Efficient 16-Bit Vedic Multiplier Using Higher Order Compressors | |
Yadallah | Design & Simulation of low Hardware Computational Cost Multiplier | |
Wang et al. | Design of a low-delay signed multiplier | |
Wang et al. | A design method for the multi-operand adder in logic synthesis flow | |
KR100630456B1 (ko) | 유한체 상의 스케일러블 곱셈 연산기 | |
Kim et al. | An accurate exploration of timing and area trade-offs in arithmetic optimization using carry-save adder cells |