DE4090021T - - Google Patents

Info

Publication number
DE4090021T
DE4090021T DE19904090021 DE4090021T DE4090021T DE 4090021 T DE4090021 T DE 4090021T DE 19904090021 DE19904090021 DE 19904090021 DE 4090021 T DE4090021 T DE 4090021T DE 4090021 T DE4090021 T DE 4090021T
Authority
DE
Germany
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
DE19904090021
Other languages
German (de)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Publication of DE4090021T publication Critical patent/DE4090021T/de
Withdrawn legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3867—Concurrent instruction execution, e.g. pipeline, look ahead using instruction pipelines
    • G06F9/3875—Pipelining a single stage, e.g. superpipelining
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
DE19904090021 1989-01-13 1990-01-12 Withdrawn DE4090021T (zh)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US29705789A 1989-01-13 1989-01-13

Publications (1)

Publication Number Publication Date
DE4090021T true DE4090021T (zh) 1991-11-21

Family

ID=23144674

Family Applications (1)

Application Number Title Priority Date Filing Date
DE19904090021 Withdrawn DE4090021T (zh) 1989-01-13 1990-01-12

Country Status (4)

Country Link
JP (1) JPH04502677A (zh)
DE (1) DE4090021T (zh)
GB (1) GB2244829B (zh)
WO (1) WO1990008362A2 (zh)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5519626A (en) * 1993-07-09 1996-05-21 Hewlett-Packard Company Method of dividing a pipelined stage into two stages in a computer-aided design system
JPH07141148A (ja) * 1993-11-16 1995-06-02 Kanebo Ltd パイプライン並列乗算器
US9110689B2 (en) * 2012-11-19 2015-08-18 Qualcomm Technologies, Inc. Automatic pipeline stage insertion

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4736335A (en) * 1984-11-13 1988-04-05 Zoran Corporation Multiplier-accumulator circuit using latched sums and carries

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3875391A (en) * 1973-11-02 1975-04-01 Raytheon Co Pipeline signal processor
US4263651A (en) * 1979-05-21 1981-04-21 International Business Machines Corporation Method for determining the characteristics of a logic block graph diagram to provide an indication of path delays between the blocks
US4549280A (en) * 1982-12-20 1985-10-22 Sperry Corporation Apparatus for creating a multiplication pipeline of arbitrary size
US4736333A (en) * 1983-08-15 1988-04-05 California Institute Of Technology Electronic musical instrument
US4799182A (en) * 1984-10-16 1989-01-17 The Commonwealth Of Australia Cellular floating-point serial pipelined multiplier
JPS61114338A (ja) * 1984-11-09 1986-06-02 Hitachi Ltd 乗算器
US4698760A (en) * 1985-06-06 1987-10-06 International Business Machines Method of optimizing signal timing delays and power consumption in LSI circuits
US4827428A (en) * 1985-11-15 1989-05-02 American Telephone And Telegraph Company, At&T Bell Laboratories Transistor sizing system for integrated circuits
US4811260A (en) * 1986-11-13 1989-03-07 Fujitsu Limited Signal processing circuit

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4736335A (en) * 1984-11-13 1988-04-05 Zoran Corporation Multiplier-accumulator circuit using latched sums and carries

Also Published As

Publication number Publication date
WO1990008362A3 (en) 1990-09-07
WO1990008362A2 (en) 1990-07-26
GB9114332D0 (en) 1991-09-04
JPH04502677A (ja) 1992-05-14
GB2244829B (en) 1993-01-13
GB2244829A (en) 1991-12-11

Similar Documents

Publication Publication Date Title
DE4091841T (zh)
DE8903784U1 (zh)
DE8900899U1 (zh)
DE8900382U1 (zh)
DE8904213U1 (zh)
DE8904197U1 (zh)
DE8903799U1 (zh)
DE8900298U1 (zh)
DE8902325U1 (zh)
DE8901867U1 (zh)
DE8900364U1 (zh)
DE8903324U1 (zh)
DE8900807U1 (zh)
DE8902189U1 (zh)
DE8902044U1 (zh)
DE8901866U1 (zh)
DE8900337U1 (zh)
DE8900254U1 (zh)
DE8903747U1 (zh)
DE8903909U1 (zh)
DE8901398U1 (zh)
DE8900804U1 (zh)
DE8901015U1 (zh)
DE8900083U1 (zh)
DE8901123U1 (zh)

Legal Events

Date Code Title Description
8110 Request for examination paragraph 44
8139 Disposal/non-payment of the annual fee