JPH0447759U - - Google Patents
Info
- Publication number
- JPH0447759U JPH0447759U JP9059890U JP9059890U JPH0447759U JP H0447759 U JPH0447759 U JP H0447759U JP 9059890 U JP9059890 U JP 9059890U JP 9059890 U JP9059890 U JP 9059890U JP H0447759 U JPH0447759 U JP H0447759U
- Authority
- JP
- Japan
- Prior art keywords
- storage means
- data signal
- host computer
- circuit
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010586 diagram Methods 0.000 description 1
- 230000009977 dual effect Effects 0.000 description 1
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9059890U JPH0447759U (enrdf_load_html_response) | 1990-08-29 | 1990-08-29 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9059890U JPH0447759U (enrdf_load_html_response) | 1990-08-29 | 1990-08-29 |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH0447759U true JPH0447759U (enrdf_load_html_response) | 1992-04-23 |
Family
ID=31825494
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP9059890U Pending JPH0447759U (enrdf_load_html_response) | 1990-08-29 | 1990-08-29 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0447759U (enrdf_load_html_response) |
-
1990
- 1990-08-29 JP JP9059890U patent/JPH0447759U/ja active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS6335152U (enrdf_load_html_response) | ||
HK36994A (en) | Apparatus for read handshake in high-speed asynchronous bus interface | |
EP0217479A3 (en) | Information processing unit | |
JPH0447759U (enrdf_load_html_response) | ||
JPS59192765U (ja) | タブレツト入力装置の雑音除去構造 | |
JPS6071964U (ja) | デユアルポ−トram | |
JPH07175768A (ja) | デュアルcpuシステム | |
JPS6151548U (enrdf_load_html_response) | ||
JPS6214536U (enrdf_load_html_response) | ||
JPS6211753B2 (enrdf_load_html_response) | ||
JPS61185142U (enrdf_load_html_response) | ||
JPS58108547U (ja) | デ−タ転送装置 | |
JPS58174748U (ja) | 同期信号リ−ド接続回路 | |
JPS6368054U (enrdf_load_html_response) | ||
JPH03107736U (enrdf_load_html_response) | ||
JPH02116346U (enrdf_load_html_response) | ||
JPS61204267U (enrdf_load_html_response) | ||
JPH02149448U (enrdf_load_html_response) | ||
JPS6057127U (ja) | 電子線描画装置 | |
JPH0286250U (enrdf_load_html_response) | ||
JPH0521376B2 (enrdf_load_html_response) | ||
JPS59147236U (ja) | インタ−フエイス制御装置 | |
JPS60642U (ja) | 入出力制御装置 | |
JPS58138146U (ja) | シリアルデ−タ入力装置 | |
JPS5992929U (ja) | Dma装置のメモリ監視装置 |