JPH0443419B2 - - Google Patents
Info
- Publication number
- JPH0443419B2 JPH0443419B2 JP59019947A JP1994784A JPH0443419B2 JP H0443419 B2 JPH0443419 B2 JP H0443419B2 JP 59019947 A JP59019947 A JP 59019947A JP 1994784 A JP1994784 A JP 1994784A JP H0443419 B2 JPH0443419 B2 JP H0443419B2
- Authority
- JP
- Japan
- Prior art keywords
- silicon
- single crystal
- substrate
- support layer
- curvature
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H10W10/00—
-
- H10W10/01—
Landscapes
- Element Separation (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59019947A JPS60165737A (ja) | 1984-02-08 | 1984-02-08 | 絶縁分離基板 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59019947A JPS60165737A (ja) | 1984-02-08 | 1984-02-08 | 絶縁分離基板 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS60165737A JPS60165737A (ja) | 1985-08-28 |
| JPH0443419B2 true JPH0443419B2 (enExample) | 1992-07-16 |
Family
ID=12013394
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP59019947A Granted JPS60165737A (ja) | 1984-02-08 | 1984-02-08 | 絶縁分離基板 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS60165737A (enExample) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4892842A (en) * | 1987-10-29 | 1990-01-09 | Tektronix, Inc. | Method of treating an integrated circuit |
-
1984
- 1984-02-08 JP JP59019947A patent/JPS60165737A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS60165737A (ja) | 1985-08-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0451071B2 (enExample) | ||
| JP2682529B2 (ja) | 半導体素子の素子分離絶縁膜形成方法 | |
| US4879253A (en) | Method for fabricating a semiconductor device using a BPSG layer containing high concentrations of phosphorus and boron | |
| US6066576A (en) | Method for forming oxide using high pressure | |
| US5122473A (en) | Process for forming a field isolation structure and gate structures in integrated misfet devices | |
| JPS6155252B2 (enExample) | ||
| EP0127814B1 (en) | Process for forming a narrow mesa on a substrate and process for making a self-aligned gate field effect transistor | |
| JPH0443419B2 (enExample) | ||
| JPH0473296B2 (enExample) | ||
| US4173674A (en) | Dielectric insulator separated substrate for semiconductor integrated circuits | |
| JPH01184957A (ja) | Mosトランジスタの製造方法 | |
| JPH0482180B2 (enExample) | ||
| CA1059647A (en) | Method of preparing dielectric insulator separated substrate for semiconductor integrated circuits | |
| JPS5812340A (ja) | 半導体装置の製造方法 | |
| JPS60193324A (ja) | 半導体基板の製造方法 | |
| JPH0137851B2 (enExample) | ||
| JPS6155250B2 (enExample) | ||
| JPH0528501B2 (enExample) | ||
| JPH049371B2 (enExample) | ||
| JPS6056291B2 (ja) | 誘電体絶縁分離基板の製造法 | |
| JPS5840337B2 (ja) | 半導体集積回路の製造方法 | |
| JPS62124753A (ja) | 絶縁層分離基板の製法 | |
| JPS62219916A (ja) | 半導体装置の製造方法 | |
| JPH02268443A (ja) | 半導体装置 | |
| JPS62177958A (ja) | 半導体装置の製造方法 |