JPH0438860A - Manufacture method of semiconductor device lead frame - Google Patents

Manufacture method of semiconductor device lead frame

Info

Publication number
JPH0438860A
JPH0438860A JP14579290A JP14579290A JPH0438860A JP H0438860 A JPH0438860 A JP H0438860A JP 14579290 A JP14579290 A JP 14579290A JP 14579290 A JP14579290 A JP 14579290A JP H0438860 A JPH0438860 A JP H0438860A
Authority
JP
Japan
Prior art keywords
lead frame
processing
raw material
plating
rolling
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP14579290A
Other languages
Japanese (ja)
Inventor
Hisashi Sawaki
佐脇 久
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP14579290A priority Critical patent/JPH0438860A/en
Publication of JPH0438860A publication Critical patent/JPH0438860A/en
Pending legal-status Critical Current

Links

Landscapes

  • Electroplating Methods And Accessories (AREA)
  • Lead Frames For Integrated Circuits (AREA)

Abstract

PURPOSE:To lower processing cost and prevent the deformation of an inner lead by carrying out precious metal plating, such as gold and silver as they are a wide raw material during rolling process prior to slitting, and then carrying out only press working or etching working of the plated raw material, and forming a lead frame with the material. CONSTITUTION:During rolling process S2, various processing is carried out for copper alloy, including such processing as hot rolling, face cutting, rough rolling, and annealing by way of casting processing S1. After the above processing is over, the processed material is pickled with a sulfuric acid - hydrogen peroxide group etching solution. Then, during plating process S6, both sides of the pickled wide copper alloy raw material, which is kept as it is, are subjected to electrolytic silver plating, using low cyanogen silver plating solution. The plated raw material is further subjected to finishing rolling processing. During slitting process S3, a lead frame raw material which is obtained from the plated raw material which has undergone the finishing rolling processing and provides enough width as a lead frame, is subjected to slitting processing. Finally, during lead frame processing process S4, press working is applied to the lead frame raw material subjected to slitting processing, thereby forming the finally-shaped lead frame.

Description

【発明の詳細な説明】 〔産業上の利用分野1 本発明は半導体装置用リードフレームの製造方法に関し
、特に、広幅の素材を短冊状に切出す前にめっき処理を
施し7てリードフレームを製造する方法に関するもので
ある。
DETAILED DESCRIPTION OF THE INVENTION [Industrial Application Field 1] The present invention relates to a method for manufacturing a lead frame for a semiconductor device, and in particular, a method for manufacturing a lead frame by plating a wide material before cutting it into strips. It's about how to do it.

[従来の技術] 従来の半導体装置用リードフレームの製造方法は、第4
図に示すように、鋳造工程S1.圧延工程S2.スリッ
ティング工程S3を経た金属条又は金属板を用いて、プ
レス加工又はエツチング加工S4を施してリードフレー
ムを成形し、その後に金、銀等のめっき加工S5を施し
て製造していた。また、リードフレーム加工工程(プレ
ス加工)S4を行う前に、めっき加工S5を実施した後
、プレス加工をする方法もある。これらの製造方法は、
いずれの場合も、スリッティング工程S3を経て金属条
とした素材に、めっきを施していることが特徴である。
[Prior Art] A conventional method for manufacturing a lead frame for a semiconductor device is the fourth method.
As shown in the figure, casting process S1. Rolling process S2. The metal strip or metal plate that has undergone the slitting process S3 is used to form a lead frame by performing press working or etching process S4, and then is manufactured by performing gold, silver, etc. plating process S5. Furthermore, there is also a method of carrying out the plating process S5 before performing the lead frame processing step (pressing process) S4, and then performing the press process. These manufacturing methods are
In either case, a feature is that plating is applied to a material made into a metal strip through the slitting step S3.

二のリードフレーム上のめっきは、半導体装置製造工程
のワイヤボンディングに必要であるため、ワイヤボンデ
ィング時の高温の空気中で酸化されにくい素材、即ち、
金、銀、白金、ロジウムのめっきを使用するのが一般的
である。
The plating on the second lead frame is necessary for wire bonding in the semiconductor device manufacturing process, so it must be made of a material that is resistant to oxidation in the high temperature air during wire bonding.
Gold, silver, platinum, and rhodium plating is commonly used.

[発明が解決しようとする課題] 従来のスリッティング後にめっきを施す半導体装置用リ
ードフレームの製造方法では、一般的に最終的なリード
フレーム、即ち短冊状の状態、もしくは、幅のせまい連
続状の状態で、金、銀のめっきをするため、リードフレ
ームの製造コストに占めるめっきのコストが高くなり、
リードフレーム全体のコストを押し上げる問題がある。
[Problems to be Solved by the Invention] In the conventional method for manufacturing lead frames for semiconductor devices in which plating is applied after slitting, the final lead frame is generally formed into a strip-like state or a narrow continuous form. Since gold and silver plating is applied to the lead frame, the cost of plating becomes high in the manufacturing cost of the lead frame.
There is a problem that increases the cost of the entire lead frame.

さらに、プレス又はエツチング加工後、めっきを実施す
る方法では、半導体ペレットと結線されるべき内部リー
ドが変形しやすく、リードフレームの製造歩留りを低下
させるという間超がある。
Furthermore, in the method of plating after pressing or etching, the internal leads to be connected to the semiconductor pellet are easily deformed, which lowers the manufacturing yield of the lead frame.

また、銅めっきを施した材料(例えば、神戸製鋼■のD
KLF材)を用いて、プレス加工又はエツチング加工の
みでリードフレームを製造する方法もある。しかし、銅
めっきは酸化されやすいため、半導体装置の製造工程、
特にワイヤボンディングにおいて、不具合が発生しやす
い。従って、上記銅めっき済材料を使用する場合には、
リードフレームの製造工程及び半導体装置の製造工程の
全般に渡って、酸素フリーになるように製造雰囲気を制
御しなければならない。また酸素フリーとなるように設
備の改善が必要となる。
In addition, copper-plated materials (for example, Kobe Steel's D
There is also a method of manufacturing a lead frame using only press processing or etching processing using KLF material. However, copper plating is easily oxidized, so it
Problems are particularly likely to occur in wire bonding. Therefore, when using the copper-plated materials mentioned above,
The manufacturing atmosphere must be controlled to be oxygen-free throughout the lead frame manufacturing process and the semiconductor device manufacturing process. Additionally, it is necessary to improve the equipment so that it is oxygen-free.

本発明の目的は、圧延工程で広幅の素材に貴金属のめっ
きを施すことにより、従来の問題点を解消した半導体装
置用リードフレームの製造方法を提供することにある。
An object of the present invention is to provide a method for manufacturing a lead frame for a semiconductor device that eliminates the conventional problems by plating a wide material with precious metal in a rolling process.

[課題を解決するための手段] 前記目的を達成するため、本発明に係る半導体装置用リ
ードフレームの製造方法においては、鋳造工程と、圧延
工程と、めっき工程と、スリッティング工程と、リード
フレーム加工工程とを有する半導体装置用リードフレー
ムの製造方法であって、 鋳造工程は、広幅の素材に鋳造処理を行うものであり、 圧延工程は、鋳造処理された広幅の素材に圧延処理を行
うものであり、 めっき工程は、圧延処理の途中又は処理終了後に前記広
幅の素材に、金、銀等の貴金属めっき処理を行うもので
あり、 スリッティング工程は、めっき処理された広幅の素材か
ら細幅のリードフレーム素材をスリッティング加工する
ものであり、 リードフレーム加工工程は、前記リードフレーム素材を
リードフレームとして成形加工するものである。
[Means for Solving the Problem] In order to achieve the above object, the method for manufacturing a lead frame for a semiconductor device according to the present invention includes a casting process, a rolling process, a plating process, a slitting process, and a lead frame manufacturing method. A method for manufacturing a lead frame for a semiconductor device, which includes a processing step, in which the casting step performs a casting process on a wide material, and the rolling process performs a rolling process on the cast wide material. In the plating process, the wide material is plated with precious metals such as gold or silver during or after the rolling process, and in the slitting process, the plated wide material is divided into narrow widths. The lead frame material is subjected to slitting processing, and the lead frame processing step is to form the lead frame material into a lead frame.

[作用] 本発明では第1図に示すようにスリッティング前の圧延
工程中に、広幅の素材のままで、金、銀等の貴金属めっ
きを施し、その後に、めっき済の素材を、プレス加工又
はエツチング加工のみ実施してリードフレームとして成
形するものである。
[Function] In the present invention, as shown in Fig. 1, during the rolling process before slitting, the wide material is plated with precious metals such as gold or silver, and then the plated material is pressed. Alternatively, only etching may be performed to form a lead frame.

したがって、プレス又はエツチング加工後に、めっきを
実施しないため、リードフレームのリード変形を阻止す
ることが可能となる。
Therefore, since plating is not performed after pressing or etching, deformation of the leads of the lead frame can be prevented.

また、金、銀等の貴金属をめっきするため、その後の半
導体装置の製造工程で酸素フリーのような雰囲気の制御
等も不要となり、従来の半導体装置の製造工程、製造装
置で生産が可能となる。
In addition, since precious metals such as gold and silver are plated, there is no need to control the atmosphere such as oxygen-free in the subsequent semiconductor device manufacturing process, making it possible to produce with conventional semiconductor device manufacturing processes and manufacturing equipment. .

[実施例] 以下、本発明の一実施例を図により説明する。[Example] Hereinafter, one embodiment of the present invention will be described with reference to the drawings.

第1図は本発明の一実施例に係る製造工程を示す工程線
図である。
FIG. 1 is a process diagram showing a manufacturing process according to an embodiment of the present invention.

図において、本発明に係る製造工程は、鋳造工程S1.
圧延工程S2+ めっき工程S6.スリッティング工程
S3.リードフレーふ加工工程S4からなる。
In the figure, the manufacturing process according to the present invention is a casting process S1.
Rolling process S2+ Plating process S6. Slitting process S3. It consists of a lead flake processing step S4.

鋳造工程S1では、広幅の素材としての電気銅に不純物
を添加し、溶解鋳造の処理を行う。
In the casting step S1, impurities are added to electrolytic copper as a wide material, and melt casting is performed.

圧延工程S2では、鋳造工程S1を経た銅合金に、熱間
圧延7面前、粗圧延、冷間圧延、焼鈍等の処理を行い、
その後、硫酸−過酸化水素系のエツチング液で酸洗する
In the rolling process S2, the copper alloy that has undergone the casting process S1 is subjected to treatments such as hot rolling, rough rolling, cold rolling, and annealing.
Thereafter, it is pickled with a sulfuric acid-hydrogen peroxide etching solution.

その酸洗した後、めっき工程S6を行う。すなわち、め
っき工程S6では、酸洗した広幅の銅合金素材のままで
、市販の低シアン銀めっき液を用い、その両面に電解銀
めっき処理を行う。ここに、めっきの純度は、半導体装
置製造工程のワイヤボンディング性を考慮して99.9
9%とした。また、めっき膜厚は、仕上げ圧延での損失
等を考慮して、3pm以上とした。
After the pickling, a plating step S6 is performed. That is, in the plating step S6, electrolytic silver plating is performed on both sides of the pickled wide copper alloy material using a commercially available low cyan silver plating solution. Here, the purity of the plating is 99.9 in consideration of wire bonding properties in the semiconductor device manufacturing process.
It was set at 9%. In addition, the plating film thickness was set to 3 pm or more in consideration of losses during finish rolling.

さらに、めっき済の素材に仕上げ圧延処理を行い、0.
25mmの厚さにした。このときの表面粗度は0.4μ
m maxで、銀めっきの厚さは2.5pm以上であっ
た。
Furthermore, the plated material is subjected to finish rolling treatment to achieve a 0.
The thickness was set to 25 mm. The surface roughness at this time is 0.4μ
m max, the thickness of the silver plating was 2.5 pm or more.

スリッティング工程S3では、仕上げ圧延処理を施した
めっき済の素材からリードフレームとしての細幅をもつ
リードフレーム素材をスリッティング加工する。
In the slitting step S3, a lead frame material having a narrow width as a lead frame is slit from a plated material that has been subjected to finish rolling.

最後に、リードフレーム加工工程S4では、スリッティ
ング加工されたリードフレーム素材にプレス加工を行い
、第2図に示す最終的な形状のリードフレームを成形す
る。第2図に示すリードフレームは、内部リード2.ア
イランド3.外部り−ド4.タイバー5.リードフレー
ム枠6.送りビン孔7を有している。
Finally, in the lead frame processing step S4, the slitted lead frame material is pressed to form a lead frame having the final shape shown in FIG. The lead frame shown in FIG. 2 has internal leads 2. Island 3. External road 4. Tie bar5. Lead frame frame6. It has a feed bottle hole 7.

第3図は本発明に係るリードフレームの断面図、第5図
は第4図に基づ〈従来の製造方法で製造したリードフレ
ームの断面図である。第3図、第5図において、l、1
′はめっき層、2は内部リード。
FIG. 3 is a sectional view of a lead frame according to the present invention, and FIG. 5 is a sectional view of a lead frame manufactured by a conventional manufacturing method based on FIG. 4. In Figures 3 and 5, l, 1
′ is the plating layer, 2 is the internal lead.

3はアイランドである。3 is an island.

本発明に係る製造方法により製造したリードフレーム(
第3図)は、従来方法により製造したリードフレーム(
第5図)と比較して、電気特性、信頼性の点で同等以上
であった。
Lead frame manufactured by the manufacturing method according to the present invention (
Figure 3) is a lead frame (Fig. 3) manufactured by the conventional method.
(Fig. 5), it was equivalent or better in terms of electrical characteristics and reliability.

本実施例では、素材として銅合金を用いたが、鉄、鉄−
ニッケル合金を用いてもよい。また、めっき材質として
銀を用いたが、金、白金、ロジウムを用いても効果に変
わりはない。
In this example, copper alloy was used as the material, but iron,
A nickel alloy may also be used. In addition, although silver was used as the plating material, the effect remains the same even if gold, platinum, or rhodium is used.

さらに、酸洗−仕上げ圧延後に、全面めっきを施しても
同様な効果を得られることは言うまでもない。
Furthermore, it goes without saying that the same effect can be obtained even if the entire surface is plated after pickling and finish rolling.

[発明の効果] 以上説明したように本発明は、圧延工程中で広幅の素材
に全面の金、銀等のめっきを施すため、めっき加工費を
30%低下させることができる。
[Effects of the Invention] As explained above, in the present invention, the entire surface of a wide material is plated with gold, silver, etc. during the rolling process, so that the plating cost can be reduced by 30%.

さらに、プレス又はエツチング加工後に、めっきを実施
しないため、内部リードの変形を防止できる。
Furthermore, since plating is not performed after pressing or etching, deformation of the internal leads can be prevented.

また、めっき後、仕上げ圧延をすることにより、めっき
膜質が緻密になり、その後のワイヤボンディング工程に
おけるボンディング不良率が従来方法に比し、10%低
下することができる。
Further, by performing finish rolling after plating, the quality of the plating film becomes dense, and the bonding failure rate in the subsequent wire bonding process can be reduced by 10% compared to the conventional method.

さらに、めっき層として、金、銀等の貴金属を用いるた
め、半導体装置の製造中に酸化等が起こらないため、従
来の製造プロセス、製造装置がそのまま使用できる効果
がある。
Furthermore, since noble metals such as gold and silver are used as the plating layer, oxidation and the like do not occur during the manufacture of the semiconductor device, which has the advantage that conventional manufacturing processes and manufacturing equipment can be used as is.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本発明の一実施例を示す工程線図、第2図は本
発明に係る半導体装置用リードフレームを示す部分図、
第3図は第2図のA−A ′線断面図、第4図は従来方
法を示す工程線図、第5図は従来方法によるリードフレ
ームを示す断面図である。 l、1′・・・めっき層     2・・内部リード3
・アイランド     4・・・外部リード5・・・タ
イバー 6・・・リードフレーム枠 7・・・送りビン孔
FIG. 1 is a process diagram showing an embodiment of the present invention, FIG. 2 is a partial diagram showing a lead frame for a semiconductor device according to the present invention,
3 is a sectional view taken along the line A-A' in FIG. 2, FIG. 4 is a process diagram showing the conventional method, and FIG. 5 is a sectional view showing a lead frame according to the conventional method. l, 1'... Plating layer 2... Internal lead 3
・Island 4...External lead 5...Tie bar 6...Lead frame frame 7...Feeding bottle hole

Claims (1)

【特許請求の範囲】[Claims] (1)鋳造工程と、圧延工程と、めっき工程と、スリッ
ティング工程と、リードフレーム加工工程とを有する半
導体装置用リードフレームの製造方法であって、 鋳造工程は、広幅の素材に鋳造処理を行うものであり、 圧延工程は、鋳造処理された広幅の素材に圧延処理を行
うものであり、 めっき工程は、圧延処理の途中又は処理終了後に前記広
幅の素材に、金、銀等の貴金属めっき処理を行うもので
あり、 スリッティング工程は、めっき処理された広幅の素材か
ら細幅のリードフレーム素材をスリッティング加工する
ものであり、 リードフレーム加工工程は、前記リードフレーム素材を
リードフレームとして成形加工するものであることを特
徴とする半導体装置用リードフレームの製造方法。
(1) A method for manufacturing a lead frame for a semiconductor device, which includes a casting process, a rolling process, a plating process, a slitting process, and a lead frame processing process, wherein the casting process involves casting a wide material. The rolling process involves rolling a cast wide material, and the plating process involves plating the wide material with precious metals such as gold or silver during or after the rolling process. The slitting process involves slitting a narrow lead frame material from a wide plated material, and the lead frame processing process involves forming the lead frame material into a lead frame. A method for manufacturing a lead frame for a semiconductor device, characterized in that the lead frame is processed.
JP14579290A 1990-06-04 1990-06-04 Manufacture method of semiconductor device lead frame Pending JPH0438860A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP14579290A JPH0438860A (en) 1990-06-04 1990-06-04 Manufacture method of semiconductor device lead frame

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14579290A JPH0438860A (en) 1990-06-04 1990-06-04 Manufacture method of semiconductor device lead frame

Publications (1)

Publication Number Publication Date
JPH0438860A true JPH0438860A (en) 1992-02-10

Family

ID=15393268

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14579290A Pending JPH0438860A (en) 1990-06-04 1990-06-04 Manufacture method of semiconductor device lead frame

Country Status (1)

Country Link
JP (1) JPH0438860A (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05291449A (en) * 1992-04-10 1993-11-05 Mitsubishi Electric Corp Manufacture of electrode for semiconductor device
US8748907B2 (en) 2012-02-03 2014-06-10 Kabushiki Kaisha Toshiba Optical coupling device
JP2016072578A (en) * 2014-10-02 2016-05-09 Shマテリアル株式会社 Manufacturing method of lead frame
CN106514160A (en) * 2017-01-04 2017-03-22 成都四威高科技产业园有限公司 High-precision microwave assembly bottom face machining process

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05291449A (en) * 1992-04-10 1993-11-05 Mitsubishi Electric Corp Manufacture of electrode for semiconductor device
US8748907B2 (en) 2012-02-03 2014-06-10 Kabushiki Kaisha Toshiba Optical coupling device
JP2016072578A (en) * 2014-10-02 2016-05-09 Shマテリアル株式会社 Manufacturing method of lead frame
CN106514160A (en) * 2017-01-04 2017-03-22 成都四威高科技产业园有限公司 High-precision microwave assembly bottom face machining process

Similar Documents

Publication Publication Date Title
JPH0438860A (en) Manufacture method of semiconductor device lead frame
JPH04283953A (en) Lead frame material for semiconductor, and manufacture of lead frame
JPH0259109A (en) Manufacture of very fine titanium wire
KR100358345B1 (en) High-strength copper based alloy free from smutting during pretreatment for plating
JPH0435538B2 (en)
JP2529774B2 (en) Semiconductor device lead frame material and manufacturing method thereof
JPH049253A (en) Production of copper alloy
JPH06163780A (en) Manufacture of lead frame
JPH11250747A (en) Manufacture of nb3sn based superconducting wire
JPS63128158A (en) Manufacture of high strength copper alloy having high electrical conductivity
JPH1060562A (en) Copper alloy for electronic equipment and its production
JPH04268055A (en) Manufacture of copper alloy for lead frame
JP2005046854A (en) METHOD FOR HOT-WORKING HIGH Nb ALLOY
JPH0796321A (en) Production of extremely fine silver-containing copper alloy wire
TW200829707A (en) Copper alloy material for electric and electronic instruments and method of producing the same
JP3252430B2 (en) Manufacturing method of lead wire for hermetic terminal
US11854714B2 (en) High throughput continuous processing of aluminum alloys for electrical interconnect components
JPS63281752A (en) Method and apparatus for producing metal wire
JPH0810743B2 (en) Lead frame master plate and lead frame
JPH0513633A (en) Manufacture of lead frame for semiconductor device
JP2542735B2 (en) Semiconductor lead frame material and manufacturing method thereof
JPS6114234B2 (en)
JPH0623485A (en) Manufacture of drawing wire rod
JPH08300105A (en) Production of deformed cross sectional metallic bar for semiconductor
CN116435193A (en) Processing technology of conveniently-adjusted lead frame