JPH0436427B2 - - Google Patents
Info
- Publication number
- JPH0436427B2 JPH0436427B2 JP59096656A JP9665684A JPH0436427B2 JP H0436427 B2 JPH0436427 B2 JP H0436427B2 JP 59096656 A JP59096656 A JP 59096656A JP 9665684 A JP9665684 A JP 9665684A JP H0436427 B2 JPH0436427 B2 JP H0436427B2
- Authority
- JP
- Japan
- Prior art keywords
- processing
- flag
- input
- data
- input data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000000034 method Methods 0.000 claims description 45
- 230000003213 activating effect Effects 0.000 claims 1
- 239000013598 vector Substances 0.000 description 28
- 230000015654 memory Effects 0.000 description 13
- 238000010586 diagram Methods 0.000 description 9
- 239000011159 matrix material Substances 0.000 description 7
- 238000009825 accumulation Methods 0.000 description 1
- 230000001186 cumulative effect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 238000002360 preparation method Methods 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
Landscapes
- Multi Processors (AREA)
Priority Applications (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59096656A JPS60241155A (ja) | 1984-05-16 | 1984-05-16 | アレイプロセツサの制御方法 |
| NL8500537A NL192637C (nl) | 1984-02-27 | 1985-02-26 | Stelselprocessor. |
| DE19853506749 DE3506749A1 (de) | 1984-02-27 | 1985-02-26 | Matrixprozessor und steuerverfahren hierfuer |
| US07/220,970 US4905143A (en) | 1984-02-27 | 1988-06-14 | Array processor and control method thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59096656A JPS60241155A (ja) | 1984-05-16 | 1984-05-16 | アレイプロセツサの制御方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS60241155A JPS60241155A (ja) | 1985-11-30 |
| JPH0436427B2 true JPH0436427B2 (enrdf_load_stackoverflow) | 1992-06-16 |
Family
ID=14170874
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP59096656A Granted JPS60241155A (ja) | 1984-02-27 | 1984-05-16 | アレイプロセツサの制御方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS60241155A (enrdf_load_stackoverflow) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2828972B2 (ja) * | 1986-10-17 | 1998-11-25 | 株式会社日立製作所 | 並列プロセツサ |
-
1984
- 1984-05-16 JP JP59096656A patent/JPS60241155A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS60241155A (ja) | 1985-11-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP3430521B1 (en) | Tuple encoding aware direct memory access engine for scratchpad enabled multicore processors | |
| EP0117493B1 (en) | Digital controller | |
| US20190212982A1 (en) | Processor, information processing apparatus and operation method for processor | |
| JPS6131502B2 (enrdf_load_stackoverflow) | ||
| JP2015529363A5 (enrdf_load_stackoverflow) | ||
| JP2637749B2 (ja) | データ処理装置とその処理方法 | |
| JPS59128670A (ja) | ベクトル処理装置 | |
| EP0295646A2 (en) | Arithmetic operation processing apparatus of the parallel processing type and compiler which is used in this apparatus | |
| WO2019077933A1 (ja) | 演算回路および演算方法 | |
| JP2001084229A (ja) | Simd型プロセッサ | |
| US11853235B2 (en) | Communicating between data processing engines using shared memory | |
| JPH09106389A (ja) | 信号処理装置 | |
| JPH06131181A (ja) | 階層並列処理型中央処理装置 | |
| JPH0436427B2 (enrdf_load_stackoverflow) | ||
| US7124280B2 (en) | Execution control apparatus of data driven information processor for instruction inputs | |
| JP3821198B2 (ja) | 信号処理装置 | |
| JP7136343B2 (ja) | データ処理システム、方法、およびプログラム | |
| JP2001202351A (ja) | Simd型プロセッサ | |
| JPH02217038A (ja) | 結合回路網 | |
| KR20010072505A (ko) | 다수의 처리 및 메모리 회로를 포함하는 데이터 처리장치, 그 구성 방법 및 컴퓨터 프로그램 제품 | |
| JP4413905B2 (ja) | Simd型プロセッサ | |
| JPH01177672A (ja) | ディジタル信号処理装置 | |
| JP2009104521A (ja) | 並列処理装置 | |
| JPH0421900B2 (enrdf_load_stackoverflow) | ||
| JP3694946B2 (ja) | 並列処理システム |