JPH0435966A - Printing data writing method - Google Patents

Printing data writing method

Info

Publication number
JPH0435966A
JPH0435966A JP14214390A JP14214390A JPH0435966A JP H0435966 A JPH0435966 A JP H0435966A JP 14214390 A JP14214390 A JP 14214390A JP 14214390 A JP14214390 A JP 14214390A JP H0435966 A JPH0435966 A JP H0435966A
Authority
JP
Japan
Prior art keywords
area
print data
line
areas
printing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP14214390A
Other languages
Japanese (ja)
Inventor
Yasuhiko Muramoto
村本 安彦
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seikosha KK
Original Assignee
Seikosha KK
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seikosha KK filed Critical Seikosha KK
Priority to JP14214390A priority Critical patent/JPH0435966A/en
Publication of JPH0435966A publication Critical patent/JPH0435966A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To reduce capacity of a storage part without lowering printing speed by a method wherein printing data are written in required two storage areas in the storage part consisting of three storage areas, the data are read out to be printed, and when two of the storage areas are empty, next printing data are written in the areas. CONSTITUTION:A storage part 1 is divided into an area A' (0000) - (1FFF), area B' (2000) - (3FFF), and area C' (4000) - (5FFF). In each area, printing data for 0.5 line are stored. In a writing action, printing data for the first line are written in the areas A' and B', and the data are read out from an address (0000) to be printed rightward. After the read out of the area A' is completed, the read out of the area B' is started, and printing data for the second line are written in the area A' and the area C'. Thereafter, the printing data in the area C' are read out from an address (5FFF) to be printed leftward as the second line. After the read out is completed, the read out of the area A' is started, and printing data for the third line are written in the area B' and the area C'. In this manner, as soon as empty areas for one line are prepared, printing data for a next line are written in the areas.

Description

【発明の詳細な説明】 [産業上の利用分野〕 本発明は、印字データ書込み方法に関するものである。[Detailed description of the invention] [Industrial application field] The present invention relates to a print data writing method.

[従来の技術] 従来、プリンタにおける高速印字処理のための印字デー
タの格納方法として、1行分の印字データを格納する記
憶領域を複数個有する記憶部に対し、1つの記憶領域の
印字データの読出しが終了すると、その空領域につぎの
1行分の印字データを格納するものがある。例えば、第
7図のように、それぞれ1行分の印字データを格納する
記憶領域XとYがあり、まず、領域Xに第1行目の印字
データを格納し、これを読み出して印字を開始するとと
もに、領域Yに第2行目の印字データを格納する。つぎ
に、領域Xの印字データの読出しが終了して領域Yの印
字データの読出しに移り、領域Xが空領域になると、こ
こに第3行目の印字データを格納する。すなわち、一方
の領域の印字ブタを読ろ出しているときに他方の領域に
つぎの]行分の印字データを格納するのである。
[Prior Art] Conventionally, as a method of storing print data for high-speed printing processing in a printer, a storage unit having multiple storage areas for storing print data for one line is used to store print data in one storage area. When reading is completed, the next line of print data is stored in the empty area. For example, as shown in Figure 7, there are storage areas X and Y that each store one line of print data. First, the first line of print data is stored in area X, and printing is started by reading this out. At the same time, the print data of the second line is stored in area Y. Next, when the reading of the print data of the area X is completed, the reading of the print data of the area Y is started, and when the area X becomes an empty area, the print data of the third line is stored there. In other words, while the print data in one area is being read out, the print data for the next line is stored in the other area.

[角ヱ決しようとする課題] 上記従来の方法では、複数行分の印字データを格納する
ために、1行分の印字データを格納する記憶容量の整数
倍の大容量の記憶部が必要となり、その分回路が大きく
なるとともにコストアンプとなる。
[Issues to be resolved] In the conventional method described above, in order to store multiple lines of print data, a storage unit with a large capacity that is an integral multiple of the storage capacity for storing one line of print data is required. , the circuit becomes larger and the cost amplifier increases accordingly.

本発明は、印字速度を低下させることなく記憶部の小容
量化を実現できる印字データ書込み方法を提供するとこ
を目的としている。
SUMMARY OF THE INVENTION An object of the present invention is to provide a print data writing method that can reduce the capacity of a storage unit without reducing printing speed.

[課題を解決するための手段] 本発明は、3つの記憶領域からなり、かつこのうち2つ
の記憶領域によって所定単位の印字データを記憶可能な
記憶部に対し、所望の2つの記憶領域に印字データを書
き込み、この印字データを読み出して印字を行ない、2
つの記憶領域が空領域となったときに、この2つの空領
域に次の印字データを書き込むようにして、上記課題を
解決するものである。
[Means for Solving the Problems] The present invention provides a storage unit that is composed of three storage areas and is capable of storing a predetermined unit of print data using two storage areas, and prints data in two desired storage areas. Write data, read this print data and print, 2
The above problem is solved by writing the next print data into these two empty areas when one storage area becomes empty.

[実施例] 以下、本発明を双方向印字プリンタに用いた場合の一実
施例を図面に基づいて説明する。
[Embodiment] Hereinafter, an embodiment in which the present invention is applied to a bidirectional printing printer will be described based on the drawings.

第1図において、1は3つの記憶領域からなる記憶部で
あり、1つの記憶領域には0.5行分の印字データが格
納される。すなわち、記憶部1は2つの記憶領域で1行
分の印字データを記憶可能で、全体として1.5行分の
記憶容量を有している。2は印字データの書込みおよび
読出しの際に記憶部1の記憶領域を指定する領域選択回
路、3aおよび3bは印字データの書込み時と読出し時
とで領域選択回路2への信号の切換えを行なう切換え回
路、4は印字データの書込みおよび読出しの際の各記憶
領域選択信号をラッチするラッチ回路、5は印字ヘッド
、6は印字ヘッド5のビン駆動回路、7は印字データの
書込みおよび読出しの制御、ピン駆動回路6の制御等を
行なう制御回路である。
In FIG. 1, reference numeral 1 denotes a storage section consisting of three storage areas, and one storage area stores print data for 0.5 lines. That is, the storage unit 1 can store one line of print data in two storage areas, and has a total storage capacity of 1.5 lines. Reference numeral 2 denotes an area selection circuit that specifies a storage area of the storage unit 1 when writing and reading print data, and 3a and 3b switch signals to the area selection circuit 2 when writing and reading print data. 4 is a latch circuit for latching each storage area selection signal when writing and reading print data; 5 is a print head; 6 is a bin drive circuit for the print head 5; 7 is a control for writing and reading print data; This is a control circuit that controls the pin drive circuit 6 and the like.

第2図は領域選択回路2の具体的な回路構成を示したも
ので、各部の信号出力状態を第3図に示す。
FIG. 2 shows a specific circuit configuration of the area selection circuit 2, and FIG. 3 shows the signal output state of each part.

第4図は印字データの書込み動作を説明するためのもの
で、同図において、1は第1図と同じ記憶部であり、領
域A″ (0(100)〜(IFF’F)B−(200
0)〜(3FFF)およびC′(4000)〜(5FF
F)に分割されており、各領域には0.5行分の印字デ
ータが格納される。
FIG. 4 is for explaining the write operation of print data. In the figure, 1 is the same storage unit as in FIG. 200
0) ~ (3FFF) and C' (4000) ~ (5FF
F), and each area stores 0.5 lines of print data.

8は制御回路7から記憶部1をアクセスするアドレスを
示してあり、制御回路7としては、記憶部1は領域A(
0000)〜(IFFF)とB(2000)〜(3FF
F)のみを有するものとしてアドレス指定を行なうので
ある。
8 indicates an address for accessing the storage section 1 from the control circuit 7, and the control circuit 7 indicates that the storage section 1 is located in the area A (
0000) ~ (IFFF) and B (2000) ~ (3FF
Addressing is performed assuming that it has only F).

制御回路7からみたメモリ空間を(0000)〜(3F
FF)までの16にバイト設け、アクセスされる記憶部
1上の領域を(0000)〜(5FFF)までの24に
バイト設ける。記憶部1を領域A゛〜C′の3つに分割
し、制御回路7からみて(0000)〜(IFFF)ま
でのアドレスか実際にアクセスする記憶部1の領域をA
゛またはB−1制御回路7からみて(2000)〜(3
FFF)までのアドレスが実際にアクセスする記憶部1
の領域をB′またはC゛に切り換える切換え回路を設け
ることによって、印字データの書込みおよび読出しは記
憶部1の領域A゛〜C″のうちの任意の2つの組合わせ
を選択し、これを連続アドレスとしてアクセスする。
The memory space seen from the control circuit 7 is (0000) to (3F
FF), and 24 bytes from (0000) to (5FFF) for the accessed area on the storage unit 1. The storage unit 1 is divided into three areas A′ to C′, and the area of the storage unit 1 to be actually accessed is designated as the address (0000) to (IFFF) from the perspective of the control circuit 7.
(2000) to (3) from the viewpoint of the B-1 control circuit 7
Memory unit 1 that is actually accessed by addresses up to FFF)
By providing a switching circuit that switches the area A' to C' to B' or C', writing and reading of print data can be done by selecting any two combinations of areas A' to C' in the storage section 1 and continuously writing and reading them. Access as an address.

本発明による書込み動作の概略について、第6図に基づ
いて説明する。まず、第1行目の印字データが領域A′
とB′に書き込まれ、アドレス(0000)から読出し
が開始され、右方向印字が行なわれる(同図(a))。
An outline of the write operation according to the present invention will be explained based on FIG. 6. First, the first line of print data is in area A'
is written in B', reading is started from address (0000), and printing is performed in the right direction ((a) in the same figure).

領域A′の読出しが終了すると、領域B′の読出しが開
始されるとともに領域A゛とC゛に第2行目の印字デー
タが書き込まれる(同図(b))。領域B′の読出しか
終了、すなわち第1行目の印字が終了す2と、つづいて
領域C′の印字データがアドレス(5FFF’)から読
み出され、第2行目が左方向印字される(同図(C))
。領域C′の読出しが終了すると、領域へ゛の読出しが
開始されるとともに領域B゛とC′に第3行目の印字デ
ータが書き込まれる(同図(d))。このようにして、
1行分の空領域ができると、直ちに次の行の印字データ
が書き込まれていき、双方向の高速印字が行なわれる。
When the reading of area A' is completed, reading of area B' is started, and the print data of the second line is written in areas A' and C' (FIG. 3(b)). When the reading of area B' is completed, that is, the printing of the first line is completed2, the print data of area C' is subsequently read from address (5FFF'), and the second line is printed in the left direction. (Same figure (C))
. When reading from area C' is completed, reading from area C' starts, and the print data of the third line is written into areas B' and C' (FIG. 3(d)). In this way,
As soon as one line of empty space is created, print data for the next line is written, and bidirectional high-speed printing is performed.

つぎに、第5図(a)のフローチャートに沿って印字デ
ータの上記書込み動作について詳細に説明する。
Next, the above writing operation of print data will be explained in detail along the flowchart of FIG. 5(a).

はじめに、第1行目の印字データは領域A゛とB′に格
納され、領域A′のアドレス(0000)から印字デー
タが読み出されて右方向印字が行なわれているものとす
る。なお、右方向印字を行なう場合は、アドレスの小さ
い方から大きい方へ印字データを読み出し、左方向印字
の場合はその逆とする。
First, it is assumed that the print data of the first line is stored in areas A' and B', and that the print data is read from the address (0000) of area A' to perform rightward printing. Note that when printing in the right direction, the print data is read from the smaller address to the larger address, and in the case of printing in the left direction, the reverse is done.

まず、右方向印字中か否かが判定される。いま、右方向
印字中なので、つぎに、読み出されている印字データの
アドレスが(IFFF)より大きいか否かが制御回路7
により判定される(ステップ■)。
First, it is determined whether rightward printing is in progress. Since rightward printing is currently in progress, the control circuit 7 then determines whether the address of the print data being read out is greater than (IFFF).
(Step ■).

読出しアドレスが(IFFF)より大きくなったとき、
すなわち領域A−の印字データの印字が終了したときに
、印字領域は領域A゛とB′か否かを判定する(ステッ
プ■)。
When the read address becomes larger than (IFFF),
That is, when printing of the print data in area A- is completed, it is determined whether the printing areas are areas A' and B' (step 2).

いま、領域へ゛とB′が印字中であり、かつ領域A゛の
印字が終了したので、記憶部1としては領域A″とC゛
とが空領域になったわけである。
At present, areas A'' and B' are being printed, and printing of area A'' has been completed, so areas A'' and C' have become empty areas in the storage unit 1.

そこで、第2行目の印字データはこの空領域A゛とC′
に書き込めばよく、ステップ■において、領域A′とC
′の選択が行なわれる。この選択は、第3図(b)のよ
うに、領域選択回路2の端子SL1 、 SL2の入力
信号をそれぞれ“0゛1”とすることによって行なわれ
る。つまり、第3図(b)に示すように、制御回路7か
らのアドレス出力(0000)〜(IFFF)はそのま
ま記憶部1のアドレス(0000)〜(IFFF)に供
給し、アドレス出力(2000)〜(3FFF)につい
ては、記憶部1のアドレス(4000)〜(5FFF)
に供給することによって、領域A゛とC′が選択される
(ステップ■)。
Therefore, the print data of the second line is in these empty areas A' and C'.
All you have to do is write in the areas A' and C in step
′ is selected. This selection is performed by setting the input signals to the terminals SL1 and SL2 of the region selection circuit 2 to "0, 1", respectively, as shown in FIG. 3(b). In other words, as shown in FIG. 3(b), the address outputs (0000) to (IFFF) from the control circuit 7 are directly supplied to the addresses (0000) to (IFFF) of the storage unit 1, and the address outputs (2000) For ~(3FFF), address (4000) ~(5FFF) of storage unit 1
Areas A' and C' are selected by supplying (step 2).

こうして、領域A゛とC゛に第2行目の印字データが書
き込まれる(ステップ■)。
In this way, the print data of the second line is written in areas A' and C' (step 2).

そして、後述する印字データの読出しによって、領域A
″ C′に先に書き込まれた第2行目の印字データがア
ドレス(5FFF)から読み出され、左方向印字が行な
われていく。
Then, by reading the print data, which will be described later, the area A
The print data of the second line previously written in "C' is read from the address (5FFF), and printing is performed in the left direction.

この印字中において、第5図(a)の書込みルーチンは
、例えば、101Sごとの割込み処理によって実行され
ており、左方向印字の場合は、ステップ■によって印字
アドレスが(4000)を越えたか否かの判断が行なわ
れる。つまり、領域C′中の印字データの印字が終了し
たか否かが判定され、これがyesになると、領域B”
、C−が印字中か否かの判定が行なわれる。いまは、領
域AC゛の印字中なので、noの判定が出て、領域B−
C−が選択される。こうして、領域C′の印字終了によ
って、領域B″ C′が空領域になったことが判定され
、この領域に第3行目の印字データが書き込まれるので
ある。
During this printing, the write routine in FIG. 5(a) is executed, for example, by interrupt processing every 101S, and in the case of leftward printing, step 3 determines whether the print address exceeds (4000) or not. A judgment will be made. In other words, it is determined whether or not printing of the print data in area C' has been completed, and if this becomes yes, area B''
, C- is being printed. Currently, area AC゛ is being printed, so a no judgment is issued and area B-
C- is selected. In this way, upon completion of printing in area C', it is determined that area B''C' has become an empty area, and the print data of the third line is written in this area.

つぎに、第3行目の印字が行なわれ、右方向印字中で読
出しアドレスが(IFFF)より大きいが、領域へ゛と
B−の印字中でない場合は、読出しアドレスが(3FF
F)より大きいか否かが判定される(ステップ■)。す
なわち、領域B′の印字が終了したか否かの判定が行な
われる。これがyesになると、領域A−B−が空領域
となったことが判定され、領域選択回路2の各端子の信
号状態を第3図(a)のように切り換え、領域A′とB
′が選択されて第4行目の印字データが書き込まれる(
ステップ■−)。
Next, the third line is printed, and if the read address is larger than (IFFF) during rightward printing, but the area is not being printed with ゛ and B-, the read address is (3FFF).
F) It is determined whether it is larger than (step ■). That is, it is determined whether or not printing of area B' has been completed. When this becomes yes, it is determined that the area A-B- has become an empty area, and the signal state of each terminal of the area selection circuit 2 is switched as shown in FIG.
' is selected and the print data of the 4th line is written (
Step ■-).

つぎに、第4行目の印字が行なわれ、読出しアドレスが
(4000)より小さいか否かが制御回路7により判定
され(ステップ■)、読出しアドレスが(4000)よ
り小さくなったときに、領域B′とC゛が印字中か否か
の判定が行なわれる(ステップ■)。
Next, the fourth line is printed, and the control circuit 7 determines whether the read address is smaller than (4000) (step ■), and when the read address is smaller than (4000), the area It is determined whether or not B' and C' are being printed (step 2).

いま、領域B′とC′の印字中ではないので、読出しア
ドレスが(2000)より小さいか否かが判定される(
ステップ■)。すなわち、領域B゛の印字が終了したか
否かの判定が行なわれる。
Since areas B' and C' are not currently being printed, it is determined whether the read address is smaller than (2000) (
Step ■). That is, it is determined whether or not printing of area B' has been completed.

これかyesになると、領域B−C−が空領域となった
ことが判定され、領域選択回路2の各端子の信号状態を
第3図(c)のように切り換え、領域B′とC′が選択
される(ステップ■′)。こうして領域B−とC″に第
5行目の印字データが書き込まれる。
If the answer is yes, it is determined that the area B-C- has become an empty area, and the signal state of each terminal of the area selection circuit 2 is switched as shown in FIG. 3(c), and the areas B' and C' is selected (step ■'). In this way, the print data of the fifth line is written in areas B- and C''.

以上か印字データの書込み動作であり、記憶部1に1行
分の空領域ができたときに、次の行の印字データを格納
する。
The above is the print data write operation, and when one line of empty space is available in the storage section 1, the next line of print data is stored.

つぎに、印字データの読出し動作を第5図(b)のフロ
ーチャートに沿って説明する。
Next, the print data reading operation will be explained with reference to the flowchart of FIG. 5(b).

n行目の印字が終了すると、このときのラッチ回路4の
端子A−SELIとA−9EL2の信号状態を端子B−
SELLとB−8EL2の信号状態としてラッチする(
ステップ■′)。すなわち、n行目の印字中に端子A−
9ELLとA−9EL2の信号状態に基づいてn+1行
目の印字データの書込みが行なわれるので、端子A−9
ELlとA−8EL2の信号状態をみれば、n+1行目
の印字データがどの領域に格納されたかわかるのである
When printing of the nth line is completed, the signal states of terminals A-SELI and A-9EL2 of latch circuit 4 at this time are transferred to terminal B-
Latch as the signal status of SELL and B-8EL2 (
Step ■′). In other words, during printing on the nth line, terminal A-
Since the print data of the n+1th line is written based on the signal states of 9ELL and A-9EL2, the terminal A-9
By looking at the signal states of EL1 and A-8EL2, it can be determined in which area the print data of the (n+1)th line is stored.

つぎに、端子B−8ELIとB−3EL2の信号がそれ
ぞれ切換え回路3aおよび3bを介して領域選択回路2
の端子SLI 、 SL2に供給される(ステップ■゛
)。すなわち、領域A′とB′に書き込まれた印字デー
タを読み出すのであれば、領域選択回路2の各端子の信
号状態は第3図(a)のように切り換えられ、領域A゛
とB′が選択される。
Next, the signals at terminals B-8ELI and B-3EL2 are passed through switching circuits 3a and 3b to area selection circuit 2.
The signal is supplied to the terminals SLI and SL2 of (step 2). That is, if the print data written in areas A' and B' is to be read, the signal state of each terminal of the area selection circuit 2 is switched as shown in FIG. 3(a), and the areas A' and B' are selected.

以上のようにして読出し領域が選択され、右方向印字の
場合は小さいアドレスから、左方向印字の場合は大きい
アドレスから印字データが順次読み出される(ステップ
■゛)。
The readout area is selected as described above, and the print data is read out sequentially from the smallest address in the case of rightward printing and from the largest address in the case of leftward printing (step 2).

以上の動作により、1.5行分の記憶容量の記憶部を用
いて、高速印字を実現する。
By the above-described operation, high-speed printing is realized using a storage section with a storage capacity of 1.5 lines.

【効果] 本発明によれば、印字速度を低下させることなく、印字
データの記憶部を小容量化でき、プリンタの小型化およ
びコストダウンに効果を発揮するところ大である。
[Effects] According to the present invention, the capacity of the print data storage section can be reduced without reducing the printing speed, which is highly effective in reducing the size and cost of the printer.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は、本発明を用いたプリンタの回路構成を示した
ブロック図、第2図は第1図要部の具体的な回路構成を
示した電気回路図、第3図は第2図の回路の各部の信号
状態を示した説明図、第4図および第6図は第1図の動
作を説明するための説明図、第5図(a)および(b)
は第1図の動作を説明するためのフローチャート、第7
図は従来例を説明するための説明図である。 1・・・記憶部 以  上 出願人  株式会社 精 工 舎
Fig. 1 is a block diagram showing the circuit configuration of a printer using the present invention, Fig. 2 is an electric circuit diagram showing the specific circuit configuration of the main part of Fig. 1, and Fig. 3 is the same as Fig. 2. An explanatory diagram showing the signal states of each part of the circuit, Figures 4 and 6 are explanatory diagrams for explaining the operation of Figure 1, and Figures 5 (a) and (b).
is a flowchart for explaining the operation of FIG.
The figure is an explanatory diagram for explaining a conventional example. 1... Storage section and above Applicant Seikosha Co., Ltd.

Claims (1)

【特許請求の範囲】[Claims]  3つの記憶領域からなり、かつこのうち2つの記憶領
域によって所定単位の印字データを記憶可能な記憶部に
対し、所望の2つの記憶領域に印字データを書き込み、
この印字データを読み出して印字を行ない、2つの記憶
領域が空領域となったときに、この2つの空領域に次の
印字データを書き込むことを特徴とする印字データ書込
み方法。
Writing print data into two desired storage areas of a storage unit that is composed of three storage areas and is capable of storing a predetermined unit of print data using two storage areas;
This print data writing method is characterized in that the print data is read and printed, and when two storage areas become empty areas, the next print data is written into these two empty areas.
JP14214390A 1990-05-31 1990-05-31 Printing data writing method Pending JPH0435966A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP14214390A JPH0435966A (en) 1990-05-31 1990-05-31 Printing data writing method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14214390A JPH0435966A (en) 1990-05-31 1990-05-31 Printing data writing method

Publications (1)

Publication Number Publication Date
JPH0435966A true JPH0435966A (en) 1992-02-06

Family

ID=15308368

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14214390A Pending JPH0435966A (en) 1990-05-31 1990-05-31 Printing data writing method

Country Status (1)

Country Link
JP (1) JPH0435966A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5816714A (en) * 1995-07-28 1998-10-06 Brother Kogyo Kabushiki Kaisha Printer having print data storage unit

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63222864A (en) * 1987-03-12 1988-09-16 Fujitsu Ltd Page printer control
JPH01243110A (en) * 1988-03-25 1989-09-27 Hitachi Ltd Printing data processing unit
JPH01247175A (en) * 1988-03-29 1989-10-03 Toshiba Corp Subdividing control device of page memory

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63222864A (en) * 1987-03-12 1988-09-16 Fujitsu Ltd Page printer control
JPH01243110A (en) * 1988-03-25 1989-09-27 Hitachi Ltd Printing data processing unit
JPH01247175A (en) * 1988-03-29 1989-10-03 Toshiba Corp Subdividing control device of page memory

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5816714A (en) * 1995-07-28 1998-10-06 Brother Kogyo Kabushiki Kaisha Printer having print data storage unit

Similar Documents

Publication Publication Date Title
JPH0435966A (en) Printing data writing method
US4627035A (en) Switching circuit for memory devices
JP2531822B2 (en) Instruction read-ahead device
JPS6089256A (en) File controller
JPH08161224A (en) Semiconductor file device
JPH0261749A (en) Data transfer device
JPH0553906A (en) Register access system
JPS60108882A (en) Fast editing display
JPH04274516A (en) System constitution for accumulating data based on fifo method
JPH02232752A (en) Memory control method
JPS63255888A (en) File device
JP2617598B2 (en) Write protect method in collective automatic loading device and write protect method in collective automatic loading device
JPS63217444A (en) Multiple port memory
JPS63205727A (en) Magnetic disk control channel
JPS599755A (en) Microprogram read-out control system
JPH02162438A (en) Memory circuit
JPH02501602A (en) Mirror disk RAM system
JPH0520178A (en) Data transfer controller
JPH01118942A (en) Clear circuit for large-capacity memory
JPS59218545A (en) Screen switching device of work station device
JPS61133451A (en) Memory system
JPH05165731A (en) Duplex storage device
JPH04243445A (en) Register data writing system for information processor
JPH03271845A (en) History storage circuit for storage device
JPH02259943A (en) Arithmetic controller with working area