JPH0434191B2 - - Google Patents
Info
- Publication number
- JPH0434191B2 JPH0434191B2 JP61068387A JP6838786A JPH0434191B2 JP H0434191 B2 JPH0434191 B2 JP H0434191B2 JP 61068387 A JP61068387 A JP 61068387A JP 6838786 A JP6838786 A JP 6838786A JP H0434191 B2 JPH0434191 B2 JP H0434191B2
- Authority
- JP
- Japan
- Prior art keywords
- main memory
- data
- pipeline
- vector
- mask
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
- G06F15/8053—Vector processors
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- Computing Systems (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Complex Calculations (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6838786A JPS62226275A (ja) | 1986-03-28 | 1986-03-28 | ベクトル処理装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6838786A JPS62226275A (ja) | 1986-03-28 | 1986-03-28 | ベクトル処理装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS62226275A JPS62226275A (ja) | 1987-10-05 |
JPH0434191B2 true JPH0434191B2 (enrdf_load_stackoverflow) | 1992-06-05 |
Family
ID=13372256
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP6838786A Granted JPS62226275A (ja) | 1986-03-28 | 1986-03-28 | ベクトル処理装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS62226275A (enrdf_load_stackoverflow) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2457303A (en) * | 2008-02-11 | 2009-08-12 | Linear Algebra Technologies | Randomly accessing elements of compressed matrix data by calculating offsets from non-zero values of a bitmap |
US20120254592A1 (en) * | 2011-04-01 | 2012-10-04 | Jesus Corbal San Adrian | Systems, apparatuses, and methods for expanding a memory source into a destination register and compressing a source register into a destination memory location |
CN108021393B (zh) * | 2017-12-15 | 2020-10-27 | 安徽寒武纪信息科技有限公司 | 一种计算方法及相关产品 |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0634203B2 (ja) * | 1983-04-11 | 1994-05-02 | 富士通株式会社 | ベクトル処理装置 |
JPS6072071A (ja) * | 1983-09-28 | 1985-04-24 | Nec Corp | ベクトル処理装置 |
-
1986
- 1986-03-28 JP JP6838786A patent/JPS62226275A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS62226275A (ja) | 1987-10-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4881168A (en) | Vector processor with vector data compression/expansion capability | |
US5226171A (en) | Parallel vector processing system for individual and broadcast distribution of operands and control information | |
EP0154051B1 (en) | Integrated and programmable processor for word-wise digital signal processing | |
US5081573A (en) | Parallel processing system | |
US4398245A (en) | Data processing system having an instruction pipeline for processing a transfer instruction | |
JPH0562387B2 (enrdf_load_stackoverflow) | ||
JP2001516916A (ja) | デジタル信号処理能力を有するデータ処理装置 | |
JPS5862746A (ja) | 割算装置 | |
EP0543366A2 (en) | Data processing method and apparatus | |
JPH063584B2 (ja) | 情報処理装置 | |
US5251321A (en) | Binary to binary coded decimal and binary coded decimal to binary conversion in a VLSI central processing unit | |
EP0173040B1 (en) | Vector processing system | |
US3297998A (en) | List control | |
US5363322A (en) | Data processor with an integer multiplication function on a fractional multiplier | |
US4611278A (en) | Wraparound buffer for repetitive decimal numeric operations | |
US4608633A (en) | Method for decreasing execution time of numeric instructions | |
JPH0434191B2 (enrdf_load_stackoverflow) | ||
US3260840A (en) | Variable mode arithmetic circuits with carry select | |
US5446909A (en) | Binary multiplication implemented by existing hardware with minor modifications to sequentially designate bits of the operand | |
US6981012B2 (en) | Method and circuit for normalization of floating point significants in a SIMD array MPP | |
EP0333306B1 (en) | Single chip integrated circuit digital signal processor with a slow or fast mode of operation | |
JP2812610B2 (ja) | パイプライン制御方式 | |
JPH0452488B2 (enrdf_load_stackoverflow) | ||
JPS63220320A (ja) | シグナル・プロセツサ | |
JPH01187638A (ja) | プロセッシングユニット |