JPH043370U - - Google Patents
Info
- Publication number
- JPH043370U JPH043370U JP4229690U JP4229690U JPH043370U JP H043370 U JPH043370 U JP H043370U JP 4229690 U JP4229690 U JP 4229690U JP 4229690 U JP4229690 U JP 4229690U JP H043370 U JPH043370 U JP H043370U
- Authority
- JP
- Japan
- Prior art keywords
- under test
- insulating substrate
- position corresponding
- terminal
- output terminal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000000758 substrate Substances 0.000 claims description 3
- 238000010586 diagram Methods 0.000 description 3
- 238000007796 conventional method Methods 0.000 description 1
Landscapes
- Testing Of Individual Semiconductor Devices (AREA)
- Tests Of Electronic Circuits (AREA)
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
- Testing, Inspecting, Measuring Of Stereoscopic Televisions And Televisions (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP4229690U JP2517456Y2 (ja) | 1990-04-20 | 1990-04-20 | アナログｉｃテスタの校正用治具 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP4229690U JP2517456Y2 (ja) | 1990-04-20 | 1990-04-20 | アナログｉｃテスタの校正用治具 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH043370U true JPH043370U (de) | 1992-01-13 |
| JP2517456Y2 JP2517456Y2 (ja) | 1996-11-20 |
Family
ID=31553718
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP4229690U Expired - Fee Related JP2517456Y2 (ja) | 1990-04-20 | 1990-04-20 | アナログｉｃテスタの校正用治具 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP2517456Y2 (de) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100767739B1 (ko) * | 2003-09-09 | 2007-10-17 | 가부시키가이샤 아드반테스트 | 비교 회로, 캘리브레이션 장치, 시험 장치 및 캘리브레이션 방법 |
-
1990
- 1990-04-20 JP JP4229690U patent/JP2517456Y2/ja not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| JP2517456Y2 (ja) | 1996-11-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE69028435D1 (de) | Integrierte Schaltung mit Testschaltung | |
| JPH043370U (de) | ||
| JPS62124572U (de) | ||
| JPS6230971A (ja) | 半導体集積回路装置 | |
| JPS63142767U (de) | ||
| JPH0132393Y2 (de) | ||
| JPH0344580A (ja) | 半導体装置用バイアステスト基板 | |
| JPS5848580Y2 (ja) | 指示・記録計 | |
| JPH0582769B2 (de) | ||
| JPH01171371U (de) | ||
| JPH0261717B2 (de) | ||
| JPS6393576U (de) | ||
| JPH01107973U (de) | ||
| JPH056375B2 (de) | ||
| JPS6439565A (en) | Test board for semiconductor device | |
| JPS6124249A (ja) | マスタスライス方式半導体集積回路装置 | |
| JPS6234383U (de) | ||
| JPS61189278U (de) | ||
| JPS63178326U (de) | ||
| JPS62239542A (ja) | プロ−ブ・カ−ド | |
| JPH0637780U (ja) | 半導体デバイス用バーンインボード | |
| JPS63157936U (de) | ||
| JPS63265U (de) | ||
| JPH0239179U (de) | ||
| JPH029884U (de) |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| LAPS | Cancellation because of no payment of annual fees |