JPH0430767B2 - - Google Patents

Info

Publication number
JPH0430767B2
JPH0430767B2 JP58195712A JP19571283A JPH0430767B2 JP H0430767 B2 JPH0430767 B2 JP H0430767B2 JP 58195712 A JP58195712 A JP 58195712A JP 19571283 A JP19571283 A JP 19571283A JP H0430767 B2 JPH0430767 B2 JP H0430767B2
Authority
JP
Japan
Prior art keywords
node
channel
logic
logic circuit
mosfet
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP58195712A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6087521A (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP58195712A priority Critical patent/JPS6087521A/ja
Publication of JPS6087521A publication Critical patent/JPS6087521A/ja
Publication of JPH0430767B2 publication Critical patent/JPH0430767B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/096—Synchronous circuits, i.e. using clock signals
    • H03K19/0963—Synchronous circuits, i.e. using clock signals using transistors of complementary type

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
JP58195712A 1983-10-19 1983-10-19 論理回路 Granted JPS6087521A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58195712A JPS6087521A (ja) 1983-10-19 1983-10-19 論理回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58195712A JPS6087521A (ja) 1983-10-19 1983-10-19 論理回路

Publications (2)

Publication Number Publication Date
JPS6087521A JPS6087521A (ja) 1985-05-17
JPH0430767B2 true JPH0430767B2 (enrdf_load_stackoverflow) 1992-05-22

Family

ID=16345718

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58195712A Granted JPS6087521A (ja) 1983-10-19 1983-10-19 論理回路

Country Status (1)

Country Link
JP (1) JPS6087521A (enrdf_load_stackoverflow)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2564300B2 (ja) * 1987-04-13 1996-12-18 株式会社日立製作所 ダイナミツク型フリツプフロツプ
JP2619415B2 (ja) * 1987-09-24 1997-06-11 株式会社日立製作所 半導体論理回路
JP2595272B2 (ja) * 1987-12-25 1997-04-02 株式会社日立製作所 ダイナミック型セット・リセットフリップフロップ

Also Published As

Publication number Publication date
JPS6087521A (ja) 1985-05-17

Similar Documents

Publication Publication Date Title
US4845675A (en) High-speed data latch with zero data hold time
US4831285A (en) Self precharging static programmable logic array
US4002926A (en) High speed divide-by-N circuit
JPH10126249A (ja) 論理回路
JPH0879043A (ja) セルフ・リセット論理回路
JPS6367818A (ja) ドミノｃｍｏｓ論理回路
US6002270A (en) Synchronous differential logic system for hyperfrequency operation
US20010043084A1 (en) Semiconductor integrated circuit apparatus
US6046608A (en) Differential precharge circuit
US6476644B2 (en) Clocked logic gate circuit
US6052008A (en) Generation of true and complement signals in dynamic circuits
US4692634A (en) Selectable multi-input CMOS data register
JPS5984397A (ja) Ｍｏｓ論理レベルを規定するバツフア回路
JPH0440894B2 (enrdf_load_stackoverflow)
JPH0473808B2 (enrdf_load_stackoverflow)
US6690204B1 (en) Limited switch dynamic logic circuit
US5541537A (en) High speed static circuit design
US5479107A (en) Asynchronous logic circuit for 2-phase operation
US5552745A (en) Self-resetting CMOS multiplexer with static output driver
US4831578A (en) Binary adder
US5546035A (en) Latch circuit having a logical operation function
JP3502116B2 (ja) 単一ワイヤクロックを有する２段ｃｍｏｓラッチ回路
US6177823B1 (en) Pincer movement delay circuit for producing output signal different in repetition period from input signal
US6236240B1 (en) Hold-time latch mechanism compatible with single-rail to dual-rail conversion
JPH0430767B2 (enrdf_load_stackoverflow)