JPH0430057B2 - - Google Patents

Info

Publication number
JPH0430057B2
JPH0430057B2 JP57077391A JP7739182A JPH0430057B2 JP H0430057 B2 JPH0430057 B2 JP H0430057B2 JP 57077391 A JP57077391 A JP 57077391A JP 7739182 A JP7739182 A JP 7739182A JP H0430057 B2 JPH0430057 B2 JP H0430057B2
Authority
JP
Japan
Prior art keywords
data
channel adapter
processor
long
channel
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP57077391A
Other languages
English (en)
Japanese (ja)
Other versions
JPS57195376A (en
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Publication of JPS57195376A publication Critical patent/JPS57195376A/ja
Publication of JPH0430057B2 publication Critical patent/JPH0430057B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Memory System Of A Hierarchy Structure (AREA)
JP57077391A 1981-05-08 1982-05-08 Channel adaptor for virtual memory device Granted JPS57195376A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US26195081A 1981-05-08 1981-05-08

Publications (2)

Publication Number Publication Date
JPS57195376A JPS57195376A (en) 1982-12-01
JPH0430057B2 true JPH0430057B2 (ko) 1992-05-20

Family

ID=22995574

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57077391A Granted JPS57195376A (en) 1981-05-08 1982-05-08 Channel adaptor for virtual memory device

Country Status (2)

Country Link
JP (1) JPS57195376A (ko)
CA (1) CA1174373A (ko)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5118409A (ko) * 1974-08-07 1976-02-14 Hitachi Ltd
JPS5322331A (en) * 1976-08-13 1978-03-01 Fujitsu Ltd Dynamic address conversion s ystem
JPS5398741A (en) * 1977-02-08 1978-08-29 Nec Corp High level recording and processing system

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5118409A (ko) * 1974-08-07 1976-02-14 Hitachi Ltd
JPS5322331A (en) * 1976-08-13 1978-03-01 Fujitsu Ltd Dynamic address conversion s ystem
JPS5398741A (en) * 1977-02-08 1978-08-29 Nec Corp High level recording and processing system

Also Published As

Publication number Publication date
JPS57195376A (en) 1982-12-01
CA1174373A (en) 1984-09-11

Similar Documents

Publication Publication Date Title
US6065087A (en) Architecture for a high-performance network/bus multiplexer interconnecting a network and a bus that transport data using multiple protocols
US6421760B1 (en) Disk array controller, and components thereof, for use with ATA disk drives
KR100386348B1 (ko) 패딩 데이터 추가 및 추출 회로
US6401149B1 (en) Methods for context switching within a disk controller
US7272697B2 (en) Systems and methods for managing data stored in a multi-drive storage device
US6301625B1 (en) System and method for processing and tracking the completion of I/O requests in a disk array system
KR100352039B1 (ko) 버스로부터수집된데이터에대해패리티를발생시키는플라이바이xor
US5694581A (en) Concurrent disk array management system implemented with CPU executable extension
KR101035225B1 (ko) 개량 데이터 전송을 위한 제어기 장치 및 방법
USRE36989E (en) Virtual storage system and method
EP0485507B1 (en) Modular input/output system for supercomputers
EP0141742A2 (en) Buffer system for input/output portion of digital data processing system
JPH07282025A (ja) クロック回路
EP0715735A1 (en) Ata interface architecture employing state machines
US6105076A (en) Method, system, and program for performing data transfer operations on user data
WO1996018141A1 (fr) Systeme informatique
JP2539058B2 (ja) デ―タプロセッサ
JPH06175786A (ja) ディスクアレイ装置
KR100638378B1 (ko) 디스크 제어장치의 메모리 구조에 대한 시스템 및 방법
JP2001237868A (ja) ファイバチャネルノードにおいて効率の良いi/o操作を達成するための方法及びシステム
US4855900A (en) System for transferring data to a mainframe computer
US5991861A (en) Method of enabling and disabling a data function in an integrated circuit
JPH0430057B2 (ko)
JPH08106443A (ja) データ処理システム及び並列コンピュータ
JP2502932B2 (ja) デ―タ転送方法及びデ―タ処理システム