JPH0425114A - Resist pattern forming method - Google Patents

Resist pattern forming method

Info

Publication number
JPH0425114A
JPH0425114A JP13068090A JP13068090A JPH0425114A JP H0425114 A JPH0425114 A JP H0425114A JP 13068090 A JP13068090 A JP 13068090A JP 13068090 A JP13068090 A JP 13068090A JP H0425114 A JPH0425114 A JP H0425114A
Authority
JP
Japan
Prior art keywords
resist
pattern
film
resist pattern
ultraviolet rays
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP13068090A
Other languages
Japanese (ja)
Inventor
Hirobumi Fukumoto
博文 福本
Yukio Takashima
高島 幸男
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electronics Corp filed Critical Matsushita Electronics Corp
Priority to JP13068090A priority Critical patent/JPH0425114A/en
Publication of JPH0425114A publication Critical patent/JPH0425114A/en
Pending legal-status Critical Current

Links

Landscapes

  • Photosensitive Polymer And Photoresist Processing (AREA)
  • Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)

Abstract

PURPOSE:To make it possible to obtain a high contrast resist pattern by a method wherein infrared rays are made to irradiate in a non-oxygen atmosphere after ultraviolet rays have been projected, and ultraviolet rays are projected while resist surface is being heated. CONSTITUTION:A photoresist film 4 is applied on the surface of a semiconductor substrate 1, and the film is selectively irradiated with ultraviolet rays 4 in accordance with the pattern on the mask 3. The ultraviolet-ray exposed part and the non-exposed part of the resist film 2 are simultaneously surface-heated by infrared rays 5 to 100 to 130 deg.C, then ultraviolet rays are projected on the whole surface and the ultraviolet- ray exposed part 2a of the resist film 2 is removed. To be more precise, by the irradiation of ultraviolet rays while the surface of the photoresist film 2 is being heated by infrared rays 5 in a non-oxygen atmosphere, an esterification reaction is generated between the resist of the resist film 2 and a photosensitizer, the solution speed against a developing solution decreases as going to the upper layer part of the resist, and the angle between the side wall of the pattern and a substrate after developing becomes 90 deg. or thereabout. As a result, a resist pattern of excellent form, having small variation in the pattern dimensions on the upper and the lower part of the stepping, can be obtained.

Description

【発明の詳細な説明】 産業上の利用分野 本発明は、レジストパターン形成方法に関するものであ
る。
DETAILED DESCRIPTION OF THE INVENTION Field of the Invention The present invention relates to a resist pattern forming method.

従来の技術 従来のレジストパターン形成方法を第3図に示す。第3
図(a)において、シリコンウェハー等の半導体基板1
の表面に、ノボラック樹脂と感光剤(オルソキノンジア
ジド)の混合物であるボン型レジストを塗布、加熱(9
08C〜100°C)してレジスト膜2を形成する。次
に、第3図(b)のように半導体基板1上のレンス1−
膜2に、縮小投影露光装置を用い、マスク3を介し、紫
外光4を照射する。次に、第3図FC+のように現像を
行うことにより、半導体基板]」二のレジスト膜2の紫
外光4が照射されている部分だけ除去され、未露光部が
残りレジストパターン5が形成されるというものであっ
た。この方法においては、露光量の深さ方向に沿った勾
配と、未露光部側壁の現像液に対する膜減り量の深さ方
向に沿った勾配が重なるため、現像後得られたレンスト
プロファイルは台形状のものになる。第2図に台形状に
なったレジストパターンを示す。そのレジストパターン
7の半導体基板1に対する傾きは、80〜85°の角度
θを持つ。
BACKGROUND OF THE INVENTION A conventional resist pattern forming method is shown in FIG. Third
In figure (a), a semiconductor substrate 1 such as a silicon wafer
On the surface of
08C to 100C) to form a resist film 2. Next, as shown in FIG. 3(b), the lens 1-
The film 2 is irradiated with ultraviolet light 4 through a mask 3 using a reduction projection exposure device. Next, by performing development as shown in FIG. 3FC+, only the portion of the resist film 2 of the semiconductor substrate 2 that is irradiated with the ultraviolet light 4 is removed, leaving an unexposed portion and forming a resist pattern 5. It was said that In this method, the slope of the exposure amount along the depth direction overlaps with the slope of the film loss amount along the depth direction of the side wall of the unexposed area due to the developer, so the length profile obtained after development is trapezoidal. become the property of FIG. 2 shows a trapezoidal resist pattern. The inclination of the resist pattern 7 with respect to the semiconductor substrate 1 has an angle θ of 80 to 85 degrees.

なお、単層レジスト法にかわる高解像度プロセスとして
多層レジスト法や CE L  (ContrastE
 nhanced L ithoguraphy)法が
検討されている。
In addition, multilayer resist method and CE L (ContrastE
Enhanced Lithography) methods are being considered.

発明か解決しようとする課題 L S Iの製造プロセスは、ンリコン基板上における
薄膜の形成およびそれらのエツチング等からなり、プロ
セスが進むにつれて、基板表面はパターンの刻まれた段
差のある形状になる。段差のある基板面上でレジストの
塗布、露光、現像を行い、レジストパターンを形成する
と、プロファイルは、段差の上下で変化する。また、高
反射基板にパターニングする場合、ハレーションを押さ
えるために染料入りのレジストを使用するが、この場合
のレジストプロファイルは、第2図に示す角度θの値が
低くなる。つまり、良好な微細レジストパターンを形成
することができなかった。また、多層レジスト法やCE
L法では、工程が複雑化するばかりでなく、安定性にも
乏しく、量産化を図る面で解決すべき問題が残されてい
た。
PROBLEM TO BE SOLVED BY THE INVENTION The manufacturing process of an LSI consists of forming thin films on a silicon substrate and etching them, and as the process progresses, the surface of the substrate becomes patterned and stepped. When a resist pattern is formed by coating, exposing, and developing a resist on a substrate surface with a step, the profile changes above and below the step. Further, when patterning a highly reflective substrate, a dye-containing resist is used to suppress halation, but the resist profile in this case has a low value of the angle θ shown in FIG. In other words, it was not possible to form a good fine resist pattern. In addition, multilayer resist method and CE
The L method not only complicates the process but also lacks stability, leaving problems to be solved in terms of mass production.

本発明は、このような問題点を解決するためのもので、
良好な形状を有し、段差の」−下でパターン寸法の変化
が小さいI/ンストパターンの形成方法を提供するもの
である。
The present invention is intended to solve these problems,
The present invention provides a method for forming an I/inst pattern that has a good shape and has a small change in pattern dimension under a step.

課題を解決するための手段 本発明のレジストパターン形成方法は、半導体基板の面
」二にホトレジスト膜を塗布する工程と、ホトレジスト
膜上にマスク上のパターンに従い紫外光を選択的に照射
する工程と、レジスト膜の紫外露光されている部分とさ
れていない部分とを同時に赤外光で、100〜130℃
になるまで表面加熱後、全面に紫外光(波長−250n
m〜4.50nm)を照射する工程と、レジスト膜の紫
外露光されている部分を除去する工程を備えたものであ
る。
Means for Solving the Problems The resist pattern forming method of the present invention comprises a step of applying a photoresist film to the surface of a semiconductor substrate, and a step of selectively irradiating the photoresist film with ultraviolet light according to a pattern on a mask. , UV-exposed and unexposed parts of the resist film are simultaneously exposed to infrared light at 100 to 130°C.
After heating the surface until
The method includes the steps of irradiating the resist film with ultraviolet light (m to 4.50 nm) and removing the portion of the resist film that has been exposed to ultraviolet light.

作用 紫外露光した後、酸素のない雰囲気中でホトレジスト表
面を赤外光で加熱しながら、紫外光を照射すると次のよ
うな減少が起こる。
After UV exposure, the photoresist surface is irradiated with UV light while being heated with infrared light in an oxygen-free atmosphere, resulting in the following reduction.

レジスト膜内で温度分布が起こり、また紫外光を照射す
ることで、レジストの樹脂と感光剤(ナフトキノンジア
ジド)との間でエステル化反応が起こる。その結果、現
象液に対する溶液速度はレジストの上層部はど小さくな
り、現象後のパタンの側壁と基盤とになす角度θは90
°に近くなる。このため、レジストパターンが段差を横
切る場合の線幅変動は、通常の単層レジスト法に比べて
小さくなる。
Temperature distribution occurs within the resist film and irradiation with ultraviolet light causes an esterification reaction between the resist resin and the photosensitizer (naphthoquinone diazide). As a result, the solution velocity with respect to the phenomenon liquid becomes smaller in the upper layer of the resist, and the angle θ between the side wall of the pattern and the substrate after the phenomenon is 90°.
Close to °. Therefore, line width fluctuations when the resist pattern crosses a step are smaller than in a normal single-layer resist method.

実施例 本発明の一実施例を第1図を用いて説明する。Example An embodiment of the present invention will be described with reference to FIG.

第1図は、本発明のレジストパターン形成方法の工程図
である。
FIG. 1 is a process diagram of the resist pattern forming method of the present invention.

第1図(a)は、シリコンウェハー等の半導体基板1の
表面に、ノボラック樹脂と感光剤(ナフトキノンジアジ
ド)の混合物であるポジ型レジストを塗布、加熱(90
〜100℃)してレジスト膜2を形成する。第1図(b
lは、半導体基板1上のレジスト膜2に、縮小投影露光
装置を用い、マスク3を介して紫外光4を照射する。第
1図(C1は、ここで1ノジスト2aは露光部分であり
、2bは未露光部分である。レジスト膜の露光部2aの
レジスト膜の感光剤(ナフトキノンジアジド)がカルボ
ン酸に変化している。一方、レジスト膜の未露光部2 
bではこのような変化は生じない。次に、酸素のない雰
囲気下で赤外光7を照射する。赤外光7でレジスト表面
温度を100〜130℃の範囲に加熱し紫外光6を照射
する。このときの紫外光の波長は、250nm〜4.5
0 n mの範囲の波長である。この時、レジスト膜内
で温度変化が生じ、紫外光6によりレジスト表面近傍で
レジストの樹脂と感光剤(ナフトキノンジアジド)の間
でエステル化反応が起こる。第1図(diは現像を行っ
てレジストパターンを形成したところである。現像液に
対する溶解度がレジストの深さ方向にある勾配をもって
起こる。現像液は、」1記ホトレジストに対して効果的
な現像液(例えば、TMHD2.38%)を使用する。
In FIG. 1(a), a positive resist, which is a mixture of a novolac resin and a photosensitizer (naphthoquinone diazide), is coated on the surface of a semiconductor substrate 1 such as a silicon wafer, and heated (90°C).
~100°C) to form a resist film 2. Figure 1 (b
1 irradiates a resist film 2 on a semiconductor substrate 1 with ultraviolet light 4 through a mask 3 using a reduction projection exposure apparatus. FIG. 1 (C1 is 1 Nodist 2a is the exposed part and 2b is the unexposed part. The photosensitizer (naphthoquinonediazide) of the resist film in the exposed part 2a of the resist film has changed to carboxylic acid. On the other hand, the unexposed part 2 of the resist film
No such change occurs in case b. Next, infrared light 7 is irradiated in an oxygen-free atmosphere. The resist surface temperature is heated to a range of 100 to 130° C. with infrared light 7 and ultraviolet light 6 is irradiated. The wavelength of the ultraviolet light at this time is 250 nm to 4.5 nm.
The wavelength is in the range of 0 nm. At this time, a temperature change occurs within the resist film, and an esterification reaction occurs between the resist resin and the photosensitizer (naphthoquinone diazide) near the resist surface due to the ultraviolet light 6. Figure 1 (di is the point where a resist pattern has been formed by development. The solubility in the developer occurs with a certain gradient in the depth direction of the resist. The developer is a developer effective for the photoresist described in 1. (for example, TMHD 2.38%).

半導体基板1上のレジスト膜2の紫外光4が照射されて
いる部分だけが除去され、未露光部分だけか残される。
Only the portion of the resist film 2 on the semiconductor substrate 1 that is irradiated with the ultraviolet light 4 is removed, leaving only the unexposed portion.

上記実施例では、現像後のパターンの側壁と基板とがな
す角度θは90°になる。
In the above embodiment, the angle θ between the side wall of the pattern after development and the substrate is 90°.

発明の効果 本発明によれば、高コントラストのレジストパターンを
形成することが可能であり、半導体装置の量産技術とし
て、工業的価値が高い。
Effects of the Invention According to the present invention, it is possible to form a resist pattern with high contrast, and it has high industrial value as a technology for mass production of semiconductor devices.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本発明の一実施例におけるレジストパターン形
成方法の工程図、第2図は基板に対するレジストパター
ンの断面図、第3図は従来のレジストパターン形成方法
の工程図である。 1・・・・・・半導体基板、2・・・・・・レジスト膜
、2a・・・・・・レジスト膜の露光部、2b・・・・
・・ホトレジスト膜の未露光部、3・・・・・・マスク
、4・・・・・・紫外光、5・・・・・赤外光、6・・
・・・・紫外光、7・・・・・・レジストパターン。 代理人の氏名 弁理士 粟野重孝 ほか1名区 1服 さ h NcP)+ さ 区 Oつ m8 塚
FIG. 1 is a process diagram of a resist pattern forming method according to an embodiment of the present invention, FIG. 2 is a sectional view of a resist pattern on a substrate, and FIG. 3 is a process diagram of a conventional resist pattern forming method. DESCRIPTION OF SYMBOLS 1...Semiconductor substrate, 2...Resist film, 2a...Exposed portion of resist film, 2b...
...Unexposed area of photoresist film, 3...Mask, 4...Ultraviolet light, 5...Infrared light, 6...
...Ultraviolet light, 7...Resist pattern. Name of agent: Patent attorney Shigetaka Awano and 1 other person

Claims (2)

【特許請求の範囲】[Claims] (1)半導体基板上にホトレジストを塗布する工程と、
前記ホトレジスト上に近紫外光を選択的に照射する工程
と、前記ホトレジストの表面を100℃〜130℃に赤
外光で加熱しながら紫外光を照射する工程と、前記ホト
レジストの前記近紫外光が照射されている領域を除去す
る工程を備えたことを特徴とするレジストパターン形成
方法。
(1) A step of applying photoresist on the semiconductor substrate,
selectively irradiating near-ultraviolet light onto the photoresist; irradiating the surface of the photoresist with ultraviolet light while heating it to 100°C to 130°C with infrared light; and irradiating the photoresist with near-ultraviolet light. A method for forming a resist pattern, comprising a step of removing an irradiated area.
(2)特許請求の範囲第1項に記載した紫外光の波長が
250nm〜450nmであることを特徴とするレジス
トパターン形成方法。
(2) A method for forming a resist pattern, characterized in that the wavelength of the ultraviolet light described in claim 1 is from 250 nm to 450 nm.
JP13068090A 1990-05-21 1990-05-21 Resist pattern forming method Pending JPH0425114A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP13068090A JPH0425114A (en) 1990-05-21 1990-05-21 Resist pattern forming method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP13068090A JPH0425114A (en) 1990-05-21 1990-05-21 Resist pattern forming method

Publications (1)

Publication Number Publication Date
JPH0425114A true JPH0425114A (en) 1992-01-28

Family

ID=15040048

Family Applications (1)

Application Number Title Priority Date Filing Date
JP13068090A Pending JPH0425114A (en) 1990-05-21 1990-05-21 Resist pattern forming method

Country Status (1)

Country Link
JP (1) JPH0425114A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6852653B2 (en) * 2000-10-16 2005-02-08 Seiko Epson Corporation Method of manufacturing semiconductor substrate, semiconductor substrate, electro-optical apparatus and electronic equipment
JP2008094066A (en) * 2006-10-16 2008-04-24 Hokkaido Univ Ferrite containing ceramic object and its manufacturing process

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6852653B2 (en) * 2000-10-16 2005-02-08 Seiko Epson Corporation Method of manufacturing semiconductor substrate, semiconductor substrate, electro-optical apparatus and electronic equipment
JP2008094066A (en) * 2006-10-16 2008-04-24 Hokkaido Univ Ferrite containing ceramic object and its manufacturing process

Similar Documents

Publication Publication Date Title
JP2654450B2 (en) Method of forming resist pattern
JPH0425114A (en) Resist pattern forming method
JP3676947B2 (en) Semiconductor device manufacturing equipment, semiconductor device pattern forming method using the same, and semiconductor device manufacturing photoresist using the same
JPH0740543B2 (en) Method for manufacturing semiconductor device
JPH0431858A (en) Manufacture of mask
JPH07199482A (en) Method for forming resist pattern
JPH01142721A (en) Positive type photosensitive pattern forming material and pattern forming method
JPH04176123A (en) Manufacture of semiconductor device
JPS59141230A (en) Formation of pattern
KR20010037049A (en) Lithography method using silylation
KR970006928B1 (en) Preparation process of semiconductor devices
KR920003808B1 (en) Method for forming pattern
JPH03283418A (en) Resist pattern forming method
JPH02156244A (en) Pattern forming method
JP2583987B2 (en) Method for manufacturing semiconductor device
JPS61241745A (en) Negative type photoresist composition and formation of resist pattern
KR940007052B1 (en) Patterning method using multilayer photoresist
KR100515368B1 (en) Apparatus for forming fine patterns of semiconductor wafer by shift patterning and the method of the same
JPS63301519A (en) Formation of resist pattern
JPS61131446A (en) Formation of resist pattern
KR970002430B1 (en) Photoresist patterning method of semiconductor device
JPH036566A (en) Pattern forming method by excimer laser
JPH01196125A (en) Formation of resist pattern
JPS63133628A (en) Treatment of positive-type photoresist
JPS58122726A (en) Manufacture of semiconductor element by close control of resist dimension