JPH04241657A - Method and circuit for outputting fault alarm of peripheral controller - Google Patents

Method and circuit for outputting fault alarm of peripheral controller

Info

Publication number
JPH04241657A
JPH04241657A JP3003041A JP304191A JPH04241657A JP H04241657 A JPH04241657 A JP H04241657A JP 3003041 A JP3003041 A JP 3003041A JP 304191 A JP304191 A JP 304191A JP H04241657 A JPH04241657 A JP H04241657A
Authority
JP
Japan
Prior art keywords
error
content
central processing
processing unit
temporarily stored
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP3003041A
Other languages
Japanese (ja)
Other versions
JP2600499B2 (en
Inventor
Ichirou Shirasaka
白阪 一郎
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP3003041A priority Critical patent/JP2600499B2/en
Publication of JPH04241657A publication Critical patent/JPH04241657A/en
Application granted granted Critical
Publication of JP2600499B2 publication Critical patent/JP2600499B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Debugging And Monitoring (AREA)

Abstract

PURPOSE:To perform preventive maintenance by temporarily storing the content of an error after the content is analyzed and edited and using the stored content for comparison and collation with the content of another error which occurs thereafter and, when a count value is smaller than a fixed value, predicting the occurrence of a fault. CONSTITUTION:When an error occurs, an error analyzing section 5 generates a status byte by analyzing and editing the content of the error, but does not make storing operations and inputs the new status byte to an error comparing section 7, since a flag 10 provided in an error storing section 6 indicates a fully occupied state of the section 6. Upon receiving the status byte from the analyzing section 5, the comparing section 7 receives a corresponding status byte from the storing section 6 and compares both bytes with each other. When both bytes coincide with each other, a fault information output section 9 reads the count value of a counter section 8 and, when the count value is smaller than a prefixed value, outputs a fault alarm to a central processing unit 1.

Description

【発明の詳細な説明】[Detailed description of the invention]

【0001】0001

【産業上の利用分野】本発明は周辺制御装置の障害警報
出力方法および回路に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a fault alarm output method and circuit for a peripheral control device.

【0002】0002

【従来の技術】従来の周辺制御装置の障害警報出力方法
および回路としては、周辺制御装置および周辺装置に障
害が発生した場合、この障害の回数を計数し、予め定め
られた計数値を越たときに特別な報告を中央処理装置に
対して行うものがある。
[Prior Art] Conventional methods and circuits for outputting fault alarms for peripheral control devices include counting the number of times this fault occurs when a fault occurs in a peripheral control device or a peripheral device, and counting the number of faults that occur in a peripheral control device or peripheral device. Sometimes special reports are made to the central processing unit.

【0003】0003

【発明が解決しようとする課題】上述した従来の周辺制
御装置の障害警報出力方法および回路は、障害の回数を
計数し、この計数値が、予め定められた計数値を越たと
きに特別な報告を中央処理装置に対して行うようになっ
ているため、中央処理装置からの指令回数に対する障害
の発生頻度が分らないものであり、このことは間欠的に
同一エラーが繰返されるような障害が発生しているが、
ハードウェアリトライあるいはソフトウェアリトライで
回復している場合や、起動回数が少ないシステムで障害
の回数が予め定められた値をすぐには超えないというよ
うな場合に、障害の発見が遅れてしまうという問題点が
ある。
[Problems to be Solved by the Invention] The conventional fault alarm output method and circuit for a peripheral control device described above count the number of faults, and when this counted value exceeds a predetermined counted value, a special warning is issued. Since the report is sent to the central processing unit, it is not possible to know the frequency of occurrence of failures relative to the number of commands from the central processing unit. Although it is occurring,
The problem is that failures are detected late when recovery is done by hardware retry or software retry, or when the number of failures does not immediately exceed a predetermined value in a system that is booted infrequently. There is a point.

【0004】本発明の目的は、間欠的に同一エラーが繰
返されるような障害が発生しているが、ハードウェアリ
トライあるいはソフトウェアリトライで回復しているた
め表面的には正常であるシステムや、起動回数が少ない
ため障害の回数が予め定められた値をすぐには超えない
システムに適用して、大障害が発生する以前に障害の兆
候を見いだし、予防保全の処置を取ることが可能な周辺
制御装置の障害警報出力方法および回路を提供すること
にある。
An object of the present invention is to develop a system that is superficially normal due to a failure in which the same error is repeated intermittently, but is recovered by hardware retry or software retry, and Peripheral control that can be applied to systems where the number of failures does not quickly exceed a predetermined value because the number of failures is small, and can detect signs of failure before a major failure occurs and take preventive maintenance measures. An object of the present invention is to provide a fault alarm output method and circuit for a device.

【0005】[0005]

【課題を解決するための手段】本発明の周辺制御装置の
障害警報出力方法は、中央処理装置に接続し周辺装置を
制御する周辺制御装置の障害警報出力方法において、前
記中央処理装置の指令を受信し前記周辺装置の接続制御
処理の終了時にこの接続制御処理中に前記周辺装置およ
び前記周辺制御装置で発生したエラー内容の解析および
編集を行い、前記エラー内容を一時記憶し、次回以降の
前記中央処理装置の指令による接続制御処理中に新たに
発生したエラー内容の解析および編集を行い、前記一時
記憶したエラー内容との比較照合を行い、同一のエラー
を検出した場合には以後の前記中央処理装置の指令の受
信回数を前記一時記憶したエラー内容と同一のエラーを
再度検出するまで計数し、この計数値が予め定める一定
値以内である場合には障害発生を予測し前記中央処理装
置に障害警報を出力する構成である。
[Means for Solving the Problems] A failure alarm output method for a peripheral control device according to the present invention is a failure alarm output method for a peripheral control device that is connected to a central processing unit and controls a peripheral device. At the end of the connection control process for the peripheral device received, the content of the error that occurred in the peripheral device and the peripheral control device during the connection control process is analyzed and edited, the error content is temporarily stored, and Analyzes and edits new error contents that occur during connection control processing according to instructions from the central processing unit, compares and verifies the error contents with the temporarily stored error contents, and if the same error is detected, the central processing unit The number of commands received by the processing unit is counted until the same error as the temporarily stored error content is detected again, and if this counted value is within a predetermined value, a failure is predicted and the central processing unit is This configuration outputs a failure alarm.

【0006】本発明の周辺制御装置の障害警報出力方法
は、中央処理装置の指令による接続制御処理中に新たに
発生したエラー内容の解析および編集を行い、先に一時
記憶したエラー内容との比較照合を行い、同一のエラー
を検出した場合には以後の前記中央処理装置の指令の受
信回数を前記一時記憶したエラー内容と同一のエラーを
再度検出するまで計数し、この計数値が予め定める一定
値以上となった場合には正常と判断しこの正常を検出し
た回数を計数し、予め定める回数の正常を検出すれば前
記一時記憶したエラー内容を消去し、新たにエラーを検
出した場合に再度一時記憶し、前記中央処理装置の指令
の受信回数を計数してもよい。
[0006] The failure alarm output method for a peripheral control device of the present invention analyzes and edits the content of a new error that has occurred during connection control processing according to a command from the central processing unit, and compares the content with the previously temporarily stored error content. When the same error is detected, the number of subsequent commands received by the central processing unit is counted until the same error as the temporarily stored error content is detected again, and this counted value is kept at a predetermined constant value. If the value exceeds the value, it is determined to be normal, and the number of times this normality is detected is counted. If normality is detected a predetermined number of times, the temporarily stored error content is erased, and when a new error is detected, the process is performed again. The information may be temporarily stored and the number of times the command from the central processing unit is received may be counted.

【0007】本発明の周辺制御装置の障害警報出力回路
は、中央処理装置に接続し周辺装置を制御する周辺制御
装置の障害警報出力回路において、前記中央処理装置の
指令を受信し前記周辺装置の接続制御処理の終了時にこ
の接続制御処理中に前記周辺制御装置および前記周辺装
置で発生したエラー内容の解析および編集を行うエラー
解析部と、前記エラー解析部の解析した前記エラー内容
を一時記憶するエラー記憶部と、前記エラー解析部が次
回以降の接続制御処理中に新たに発生したエラー内容の
解析および編集を行い出力するエラー内容と前記エラー
記憶部に一時記憶したエラー内容との比較照合を行うエ
ラー比較部と、前記エラー比較部が同一のエラーを検出
した場合に出力する一致信号を受け前記中央処理装置の
指令の受信回数を計数する機能を持つカウンタ部のこの
時点の計数値を読込んだ後前記カウンタ部の計数値を零
復帰させ前記読込んだ計数値が予め定める一定値以内で
ある場合には障害発生を予測し前記中央処理装置に障害
警報を出力し、前記読込んだ計数値が予め定める一定値
以上となった場合には正常と判断しこの正常を検出した
回数を内部で計数し予め定める回数の正常を検出すれば
前記エラー記憶部に消去信号を出力して前記一時記憶し
たエラー内容を消去する障害警報出力部とを備える構成
である。
The fault alarm output circuit for a peripheral control device of the present invention is a fault alarm output circuit for a peripheral control device that is connected to a central processing unit and controls a peripheral device, and receives a command from the central processing unit to control the peripheral device. an error analysis unit that analyzes and edits the content of an error occurring in the peripheral control device and the peripheral device during the connection control process at the end of the connection control process; and temporarily stores the error content analyzed by the error analysis unit. The error storage section and the error analysis section analyze and edit error contents newly generated during connection control processing from the next time onward, and compare and output the error contents with the error contents temporarily stored in the error storage section. reads the current count value of the error comparison section to be executed and the counter section that has a function of receiving a coincidence signal output when the error comparison section detects the same error and counting the number of times the command from the central processing unit is received. After that, the counted value of the counter unit is reset to zero, and if the read counted value is within a predetermined constant value, a failure is predicted to occur and a failure alarm is output to the central processing unit, and the read-in count value is returned to zero. If the counted value exceeds a predetermined certain value, it is determined to be normal, and the number of times this normality is detected is counted internally, and when normality is detected a predetermined number of times, an erase signal is output to the error storage section and the The configuration includes a failure alarm output unit that erases temporarily stored error contents.

【0008】[0008]

【実施例】次に、本発明の実施例について図面を参照し
て説明する。
Embodiments Next, embodiments of the present invention will be described with reference to the drawings.

【0009】図1は本発明の一実施例のブロック図であ
る。
FIG. 1 is a block diagram of one embodiment of the present invention.

【0010】中央処理装置1は、周辺装置2を制御する
周辺制御装置3に接続している。周辺制御装置3内の障
害警報出力回路4には、中央処理装置1の指令を受信し
、周辺装置2の接続制御処理の終了時に、この接続制御
処理中に周辺装置2および周辺制御装置3で発生したエ
ラー内容の解析および編集を行うエラー解析部5と、エ
ラー解析部5の解析したエラー内容を一時記憶するエラ
ー記憶部6と、エラー解析部5が次回以降の接続制御処
理中に新たに発生したエラー内容の解析および編集を行
い出力するエラー内容と、先にエラー記憶部6に一時記
憶したエラー内容との比較照合を行うエラー比較部7と
、エラー比較部7が同一のエラーを検出した場合に出力
する一致信号を受け、中央処理装置1の指令の受信回数
を計数する機能を持つカウンタ部8と、カウンタ部8の
この時点の計数値を読込んだ後カウンタ部8の計数値を
零復帰させ、読込んだ計数値が予め定める一定値以内で
ある場合には障害発生を予測し中央処理装置1に障害警
報を出力し、読込んだ計数値が予め定める一定値以上と
なった場合には正常と判断し、この正常を検出した回数
を内部で計数し予め定める回数の正常を検出すれば、エ
ラー記憶部6に消去信号を出力して先に一時記憶したエ
ラー内容を消去する障害警報出力部9とが備えられてい
る。
The central processing unit 1 is connected to a peripheral control device 3 that controls peripheral devices 2 . The failure alarm output circuit 4 in the peripheral control device 3 receives commands from the central processing unit 1, and when the connection control process for the peripheral device 2 is completed, the failure alarm output circuit 4 in the peripheral control device 3 receives the commands from the central processing unit 1, and when the connection control process for the peripheral device 2 is completed, the failure alarm output circuit 4 receives the command from the central processing unit 1. An error analysis unit 5 that analyzes and edits the content of the error that has occurred; an error storage unit 6 that temporarily stores the error content analyzed by the error analysis unit 5; The error comparison unit 7 analyzes and edits the error content that has occurred, and compares and outputs the error content with the error content temporarily stored in the error storage unit 6, and the error comparison unit 7 detects the same error. A counter unit 8 has a function of receiving a coincidence signal output when the central processing unit 1 receives a command, and counting the number of times the command is received from the central processing unit 1. After reading the current count value of the counter unit 8, the count value of the counter unit 8 is is reset to zero, and if the read count value is within a predetermined certain value, it predicts the occurrence of a failure and outputs a failure alarm to the central processing unit 1, and if the read count value exceeds a predetermined certain value. If this happens, it is determined to be normal, and the number of times this normality is detected is counted internally, and if normality is detected a predetermined number of times, an erase signal is output to the error storage section 6 to erase the previously temporarily stored error content. A fault alarm output unit 9 is provided.

【0011】次に動作について説明する。Next, the operation will be explained.

【0012】エラー解析部5は、接続制御処理中に周辺
装置2および周辺制御装置3でエラーが発生した場合、
このエラー内容の解析および編集を行い、ステータスバ
イトを作成し、エラー記憶部6に記憶する。このとき、
エラー記憶部6内に設けてあるフラグ10は、空きを表
示していて、ステータスバイトを記憶すると、塞がりを
表示する。エラー記憶部6に外部からの記憶が可能にな
るのは、フラグ10が空きを表示している場合のみであ
る。
[0012] If an error occurs in the peripheral device 2 and the peripheral control device 3 during connection control processing, the error analysis unit 5
This error content is analyzed and edited, a status byte is created, and the status byte is stored in the error storage unit 6. At this time,
A flag 10 provided in the error storage section 6 indicates a free space, and when a status byte is stored, a flag 10 indicates a blockage. External storage is possible in the error storage unit 6 only when the flag 10 indicates empty space.

【0013】次に、接続制御処理中に周辺装置2および
周辺制御装置3でエラーが発生した場合、エラー解析部
5はこのエラー内容の解析および編集を行い、ステータ
スバイトを作成するが、エラー記憶部6内に設けてある
フラグ10が塞がりを表示しているので、記憶動作は行
わず、エラー比較部7に、この新たなステータスバイト
を入力する。エラー比較部7は、エラー解析部5からス
テータスバイトを受信すると、これに対応するステータ
スバイトをエラー記憶部6から受信し、これらのステー
タスバイトを比較し一致を確認し、これらのステータス
バイトが一致していれば、一致信号を障害警報出力部9
に出力する。一致信号を受信した障害警報出力部9は、
カウンタ部8からこの時点の計数値を読込んだ後、カウ
ンタ部8の計数値を零復帰させ、読込んだ計数値が予め
定める一定値以内である場合には障害発生を予測し中央
処理装置1に障害警報を出力する。又、読込んだ計数値
が予め定める一定値以上となった場合には正常と判断し
、この正常を検出した回数を内部に設けた計数部で計数
する。この計数部で計数する回数は、10回以内の予め
定める回数とし、この回数だけ正常を検出すれば、この
エラー記憶部6に記憶しているエラーでは障害はないも
のと判断し、新たなエラーについて観測するため、エラ
ー記憶部6に消去信号を出力し、先に一時記憶したエラ
ー内容を消去する。このとき、エラー記憶部6内に設け
てあるフラグ10も又、空きを表示する。
Next, when an error occurs in the peripheral device 2 and the peripheral control device 3 during connection control processing, the error analysis section 5 analyzes and edits the error contents and creates a status byte, but the error memory is Since the flag 10 provided in the section 6 indicates a blockage, this new status byte is input to the error comparison section 7 without performing a storage operation. Upon receiving the status byte from the error analysis unit 5, the error comparison unit 7 receives the corresponding status byte from the error storage unit 6, compares these status bytes to confirm a match, and determines whether these status bytes are the same. If so, the matching signal is sent to the fault alarm output section 9.
Output to. The fault alarm output unit 9 that has received the matching signal,
After reading the count value at this point from the counter unit 8, the count value of the counter unit 8 is reset to zero, and if the read count value is within a predetermined value, a failure is predicted and the central processing unit Outputs a failure alarm to 1. Further, if the read count value exceeds a predetermined constant value, it is determined to be normal, and the number of times this normality is detected is counted by a counter provided inside. The number of times this counting unit counts is a predetermined number within 10 times, and if normality is detected this number of times, it is determined that there is no failure with the error stored in this error storage unit 6, and a new error is detected. In order to observe this, an erase signal is output to the error storage section 6 to erase the previously temporarily stored error contents. At this time, the flag 10 provided in the error storage section 6 also indicates that it is empty.

【0014】[0014]

【発明の効果】以上説明したように、本発明は、中央処
理装置の指令を受信して行う周辺装置の接続制御処理の
終了時に、この接続制御処理中に周辺装置および周辺制
御装置で発生したエラー内容の解析および編集を行い、
エラー内容を一時記憶し、次回以降の中央処理装置の指
令による接続制御処理中に新たに発生したエラー内容の
解析および編集を行い、先に一時記憶したエラー内容と
の比較照合を行い、同一のエラーを検出した場合には、
以後の中央処理装置の指令の受信回数を、先に一時記憶
したエラー内容と同一のエラーを再度検出するまで計数
し、この計数値が予め定める一定値以内である場合には
障害発生を予測し中央処理装置に障害警報を出力するこ
とにより、間欠的に同一エラーが繰返されるような障害
が発生しているが、ハードウェアリトライあるいはソフ
トウェアリトライで回復しているため表面的には正常で
あるシステムや、起動回数が少ないため障害の回数が予
め定められた値をすぐには超えないシステムに適用して
、大障害が発生する以前に障害の兆候を見いだし、予防
保全の処置を取ることができるという効果が有る。
[Effects of the Invention] As explained above, the present invention provides the following advantages: When the peripheral device connection control processing, which is performed by receiving a command from the central processing unit, is completed, the Analyze and edit the error details,
The contents of the error are temporarily stored, and new error contents that occur during connection control processing according to instructions from the central processing unit are analyzed and edited from the next time onward. Comparison and verification are performed with the previously temporarily stored error contents, and the same If an error is detected,
The number of subsequent commands received by the central processing unit is counted until the same error as the previously temporarily stored error is detected again, and if this count is within a predetermined value, a failure is predicted. A system that outputs a failure alarm to the central processing unit, causing a failure in which the same error is repeated intermittently, but appears to be normal because it is recovered by hardware or software retry. It can be applied to systems where the number of failures does not immediately exceed a predetermined value because the number of startups is small, and it is possible to detect signs of failure and take preventive maintenance measures before a major failure occurs. There is an effect.

【図面の簡単な説明】[Brief explanation of the drawing]

【図1】本発明の一実施例のブロック図である。FIG. 1 is a block diagram of one embodiment of the present invention.

【符号の説明】[Explanation of symbols]

1    中央処理装置 2    周辺装置 3    周辺制御装置 4    障害警報出力回路 5    エラー解析部 6    エラー記憶部 7    エラー比較部 8    カウンタ部 9    障害警報出力部 1 Central processing unit 2 Peripheral devices 3 Peripheral control device 4 Fault alarm output circuit 5 Error analysis section 6 Error storage section 7 Error comparison section 8 Counter section 9 Fault alarm output section

Claims (3)

【特許請求の範囲】[Claims] 【請求項1】  中央処理装置に接続し周辺装置を制御
する周辺制御装置の障害警報出力方法において、前記中
央処理装置の指令を受信し前記周辺装置の接続制御処理
の終了時にこの接続制御処理中に前記周辺装置および前
記周辺制御装置で発生したエラー内容の解析および編集
を行い、前記エラー内容を一時記憶し、次回以降の前記
中央処理装置の指令による接続制御処理中に新たに発生
したエラー内容の解析および編集を行い、前記一時記憶
したエラー内容との比較照合を行い、同一のエラーを検
出した場合には以後の前記中央処理装置の指令の受信回
数を前記一時記憶したエラー内容と同一のエラーを再度
検出するまで計数し、この計数値が予め定める一定値以
内である場合には障害発生を予測し前記中央処理装置に
障害警報を出力することを特徴とする周辺制御装置の障
害警報出力方法。
1. A failure alarm output method for a peripheral control device that is connected to a central processing unit and controls a peripheral device, in which a command from the central processing unit is received, and when the connection control process for the peripheral device is completed, the connection control process is performed. The content of errors that occur in the peripheral device and the peripheral control device is analyzed and edited, the content of the error is temporarily stored, and the content of new errors that occur during connection control processing based on instructions from the central processing unit from the next time onwards is analyzed and edited. is analyzed and edited, and compared and verified with the temporarily stored error content. If the same error is detected, the number of subsequent commands received from the central processing unit is determined to be the same as the temporarily stored error content. A failure alarm output of a peripheral control device, characterized in that it counts until an error is detected again, and if the counted value is within a predetermined value, it predicts the occurrence of a failure and outputs a failure alarm to the central processing unit. Method.
【請求項2】  中央処理装置の指令による接続制御処
理中に新たに発生したエラー内容の解析および編集を行
い、先に一時記憶したエラー内容との比較照合を行い、
同一のエラーを検出した場合には以後の前記中央処理装
置の指令の受信回数を前記一時記憶したエラー内容と同
一のエラーを再度検出するまで計数し、この計数値が予
め定める一定値以上となった場合には正常と判断しこの
正常を検出した回数を計数し、予め定める回数の正常を
検出すれば前記一時記憶したエラー内容を消去し、新た
にエラーを検出した場合に再度一時記憶し、前記中央処
理装置の指令の受信回数を計数することを特徴とする請
求項1記載の周辺制御装置の障害警報出力方法。
[Claim 2] Analyzing and editing the content of a new error that has occurred during connection control processing according to a command from the central processing unit, and comparing the content with the previously temporarily stored error content;
If the same error is detected, the number of subsequent commands received by the central processing unit is counted until the same error as the temporarily stored error content is detected again, and this counted value exceeds a predetermined certain value. If a predetermined number of times normality is detected, the temporarily stored error content is erased, and when a new error is detected, the content is temporarily stored again. 2. A failure alarm output method for a peripheral control device according to claim 1, further comprising counting the number of times the central processing unit receives a command.
【請求項3】  中央処理装置に接続し周辺装置を制御
する周辺制御装置の障害警報出力回路において、前記中
央処理装置の指令を受信し前記周辺装置の接続制御処理
の終了時にこの接続制御処理中に前記周辺制御装置およ
び前記周辺装置で発生したエラー内容の解析および編集
を行うエラー解析部と、前記エラー解析部の解析した前
記エラー内容を一時記憶するエラー記憶部と、前記エラ
ー解析部が次回以降の接続制御処理中に新たに発生した
エラー内容の解析および編集を行い出力するエラー内容
と前記エラー記憶部に一時記憶したエラー内容との比較
照合を行うエラー比較部と、前記エラー比較部が同一の
エラーを検出した場合に出力する一致信号を受け前記中
央処理装置の指令の受信回数を計数する機能を持つカウ
ンタ部のこの時点の計数値を読込んだ後前記カウンタ部
の計数値を零復帰させ前記読込んだ計数値が予め定める
一定値以内である場合には障害発生を予測し前記中央処
理装置に障害警報を出力し、前記読込んだ計数値が予め
定める一定値以上となった場合には正常と判断しこの正
常を検出した回数を内部で計数し予め定める回数の正常
を検出すれば前記エラー記憶部に消去信号を出力して前
記一時記憶したエラー内容を消去する障害警報出力部と
を備えることを特徴とする周辺制御装置の障害警報出力
回路。
3. In a failure alarm output circuit of a peripheral control device connected to a central processing unit and controlling a peripheral device, a command from the central processing unit is received, and at the end of connection control processing of the peripheral device, the fault alarm output circuit is connected to the central processing unit and controls a peripheral device. an error analysis unit that analyzes and edits the error content that has occurred in the peripheral control device and the peripheral device; an error storage unit that temporarily stores the error content analyzed by the error analysis unit; an error comparison section that analyzes and edits newly generated error contents during subsequent connection control processing and compares and outputs the error contents with the error contents temporarily stored in the error storage section; After reading the current count value of a counter unit having a function of receiving a coincidence signal outputted when the same error is detected and counting the number of times the command is received from the central processing unit, the count value of the counter unit is zeroed. When the read count value is within a predetermined constant value, a failure is predicted to occur and a failure alarm is output to the central processing unit, and the read count value becomes equal to or higher than a predetermined constant value. If it is determined to be normal, the number of times this normality is detected is counted internally, and if normality is detected a predetermined number of times, an erase signal is output to the error storage section to erase the temporarily stored error content. A failure alarm output circuit for a peripheral control device, comprising:
JP3003041A 1991-01-16 1991-01-16 Fault alarm output method and circuit for peripheral control device Expired - Lifetime JP2600499B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP3003041A JP2600499B2 (en) 1991-01-16 1991-01-16 Fault alarm output method and circuit for peripheral control device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3003041A JP2600499B2 (en) 1991-01-16 1991-01-16 Fault alarm output method and circuit for peripheral control device

Publications (2)

Publication Number Publication Date
JPH04241657A true JPH04241657A (en) 1992-08-28
JP2600499B2 JP2600499B2 (en) 1997-04-16

Family

ID=11546229

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3003041A Expired - Lifetime JP2600499B2 (en) 1991-01-16 1991-01-16 Fault alarm output method and circuit for peripheral control device

Country Status (1)

Country Link
JP (1) JP2600499B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07296070A (en) * 1994-04-27 1995-11-10 Nec Field Service Ltd Device for predicting fault of pos terminal equipment and automatically reporting it

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07296070A (en) * 1994-04-27 1995-11-10 Nec Field Service Ltd Device for predicting fault of pos terminal equipment and automatically reporting it

Also Published As

Publication number Publication date
JP2600499B2 (en) 1997-04-16

Similar Documents

Publication Publication Date Title
EP0287338A2 (en) Security fuse circuit for programmable logic array
EP0225603B1 (en) Distributed processing system and method
GB2282682A (en) Detecting a malfunction of a fifo memory
WO2024098753A1 (en) Abnormality detection method, apparatus and system, and host device and storage medium
US5070476A (en) Sequence controller
EP4375866A1 (en) Security control method and apparatus for integrated circuit, storage medium, and electronic device
JPH04241657A (en) Method and circuit for outputting fault alarm of peripheral controller
JPH05257753A (en) Fault alarm output circuit of peripheral controller
KR970003139B1 (en) Full electronic switching system
JPS61813A (en) Deciding system for faulty area of sequence controller
JP3216272B2 (en) Distributed control device
JPH0675813A (en) Artificial fault generating method for external storage device
KR0125945B1 (en) Method of operating monitoring for processor
JPS63193260A (en) Host processor monitoring system for loosely coupled multiprocessor system
JPH05204680A (en) Malfunction preventing system for information processor
CN118301194A (en) Cloud programmable platform-based data storage method, edge gateway and storage medium
JP3042034B2 (en) Failure handling method
JP2670645B2 (en) I / O device
JPH0212538A (en) Automatic memory dump system
JP2858493B2 (en) Failure information storage method
JPH03219334A (en) Remote maintenance system for information processor
KR20000066126A (en) Method for detecting error in plc
JP2000330626A (en) Monitor controlling device and method and recording medium for recording monitor program
JPS59205652A (en) Program tracing system
JPS648860B2 (en)

Legal Events

Date Code Title Description
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 19961119