JPH0420145U - - Google Patents

Info

Publication number
JPH0420145U
JPH0420145U JP6092290U JP6092290U JPH0420145U JP H0420145 U JPH0420145 U JP H0420145U JP 6092290 U JP6092290 U JP 6092290U JP 6092290 U JP6092290 U JP 6092290U JP H0420145 U JPH0420145 U JP H0420145U
Authority
JP
Japan
Prior art keywords
detection signal
abnormality detection
function section
abnormality
processing unit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP6092290U
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP6092290U priority Critical patent/JPH0420145U/ja
Publication of JPH0420145U publication Critical patent/JPH0420145U/ja
Pending legal-status Critical Current

Links

Landscapes

  • Debugging And Monitoring (AREA)

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本考案を実施した情報処理装置の全体
構成図、第2図は本考案装置の動作を表わすフロ
ーチヤート、第3図は本考案装置の動作の例を説
明するための図である。 1……中央処理装置、11……読込手段、12
……書込手段、2……周辺処理装置、21……周
辺処理装置固有機能部、22……異常検出機能部
、23……異常検出信号送出機能部、24……異
常状態指示機能部、25……異常検出信号送出禁
止機能部、B……並列バス。
FIG. 1 is an overall configuration diagram of an information processing device implementing the present invention, FIG. 2 is a flowchart showing the operation of the device of the present invention, and FIG. 3 is a diagram for explaining an example of the operation of the device of the present invention. . 1...Central processing unit, 11...Reading means, 12
. . . Writing means, 2 . . . Peripheral processing device, 21 . 25... Abnormality detection signal transmission prohibition function unit, B... Parallel bus.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] 中央処理装置と、この中央処理装置と並列バス
を介して接続される少なくとも1個以上の周辺処
理装置とからなり、各前記周辺処理装置から出力
される異常検出信号がワイアード・オアされ前記
中央処理装置が各前記周辺処理装置の異常を認識
する情報処理装置において、各前記周辺処理装置
に、当該周辺処理装置の異常を検出し内部異常検
出信号を出力する異常検出機能部と、前記内部異
常検出信号を前記並列バスへ送出する異常検出信
号送出機能部と、前記内部異常検出信号により当
該周辺処理装置が異常であることを設定する異常
状態指示機能部と、前記中央処理装置の指示によ
り前記異常検出信号送出機能部の前記異常検出信
号の送出を禁止する異常検出信号送出禁止機能部
とを設け、前記中央処理装置に、前記異常状態指
示機能部の内容を読み込む読込手段と、前記異常
検出信号送出禁止機能部に信号送出禁止を指示す
る書込手段とを設けたことを特徴とする情報処理
装置。
It consists of a central processing unit and at least one or more peripheral processing units connected to the central processing unit via a parallel bus, and the abnormality detection signal output from each peripheral processing unit is wired-ORed and sent to the central processing unit. In the information processing device in which the device recognizes an abnormality in each of the peripheral processing devices, each of the peripheral processing devices includes an abnormality detection function unit that detects an abnormality in the peripheral processing device and outputs an internal abnormality detection signal; an abnormality detection signal sending function section that sends a signal to the parallel bus; an abnormality indication function section that sets that the peripheral processing device is abnormal based on the internal abnormality detection signal; an abnormality detection signal transmission prohibition function section for prohibiting the transmission of the abnormality detection signal of the detection signal transmission function section, and a reading means for reading the contents of the abnormal state indication function section into the central processing unit; An information processing device comprising: a writing means for instructing a transmission prohibition function section to prohibit signal transmission.
JP6092290U 1990-06-08 1990-06-08 Pending JPH0420145U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP6092290U JPH0420145U (en) 1990-06-08 1990-06-08

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP6092290U JPH0420145U (en) 1990-06-08 1990-06-08

Publications (1)

Publication Number Publication Date
JPH0420145U true JPH0420145U (en) 1992-02-20

Family

ID=31588714

Family Applications (1)

Application Number Title Priority Date Filing Date
JP6092290U Pending JPH0420145U (en) 1990-06-08 1990-06-08

Country Status (1)

Country Link
JP (1) JPH0420145U (en)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6152752A (en) * 1984-08-23 1986-03-15 Nippon Telegr & Teleph Corp <Ntt> Fault display circuit

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6152752A (en) * 1984-08-23 1986-03-15 Nippon Telegr & Teleph Corp <Ntt> Fault display circuit

Similar Documents

Publication Publication Date Title
JPH0420145U (en)
JPS5834735U (en) Wafer detection circuit
JPH0255325U (en)
JPH01147499U (en)
JPS63106227U (en)
JPH01147542U (en)
JPS59180680U (en) Logic power supply abnormality detection device
JPS6223347U (en)
JPH0475449U (en)
JPH03121769U (en)
JPS63173647U (en)
JPS63103188U (en)
JPH02126239U (en)
JPS59104202U (en) Self-diagnosis result reporting device for control equipment with fail-safe function
JPS6384650U (en)
JPH01172774U (en)
JPS63168597U (en)
JPH03115761A (en) Engine information reader for internal combustion engine
JPH0358066U (en)
JPS58187846U (en) Composite computer system
JPH0224669U (en)
JPS6030834U (en) Starting inspection device
JPS6397938U (en)
JPS58183504U (en) Multiplex system controller
JPS60181956U (en) Incoming call display device