JPH0414530B2 - - Google Patents

Info

Publication number
JPH0414530B2
JPH0414530B2 JP6050782A JP6050782A JPH0414530B2 JP H0414530 B2 JPH0414530 B2 JP H0414530B2 JP 6050782 A JP6050782 A JP 6050782A JP 6050782 A JP6050782 A JP 6050782A JP H0414530 B2 JPH0414530 B2 JP H0414530B2
Authority
JP
Japan
Prior art keywords
signal
quantization
signal processing
input
processing system
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP6050782A
Other languages
English (en)
Japanese (ja)
Other versions
JPS58178644A (ja
Inventor
Yutaka Tanaka
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Japan Broadcasting Corp
Original Assignee
Japan Broadcasting Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Japan Broadcasting Corp filed Critical Japan Broadcasting Corp
Priority to JP6050782A priority Critical patent/JPS58178644A/ja
Publication of JPS58178644A publication Critical patent/JPS58178644A/ja
Publication of JPH0414530B2 publication Critical patent/JPH0414530B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M7/00—Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits
    • H03M7/30—Compression; Expansion; Suppression of unnecessary data, e.g. redundancy reduction
    • H03M7/3002—Conversion to or from differential modulation
    • H03M7/3044—Conversion to or from differential modulation with several bits only, i.e. the difference between successive samples being coded by more than one bit, e.g. differential pulse code modulation [DPCM]

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
  • Transmission Systems Not Characterized By The Medium Used For Transmission (AREA)
JP6050782A 1982-04-12 1982-04-12 Ｄｐｃｍ伝送方式 Granted JPS58178644A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP6050782A JPS58178644A (ja) 1982-04-12 1982-04-12 Ｄｐｃｍ伝送方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP6050782A JPS58178644A (ja) 1982-04-12 1982-04-12 Ｄｐｃｍ伝送方式

Publications (2)

Publication Number Publication Date
JPS58178644A JPS58178644A (ja) 1983-10-19
JPH0414530B2 true JPH0414530B2 (enExample) 1992-03-13

Family

ID=13144287

Family Applications (1)

Application Number Title Priority Date Filing Date
JP6050782A Granted JPS58178644A (ja) 1982-04-12 1982-04-12 Ｄｐｃｍ伝送方式

Country Status (1)

Country Link
JP (1) JPS58178644A (enExample)

Also Published As

Publication number Publication date
JPS58178644A (ja) 1983-10-19

Similar Documents

Publication Publication Date Title
US4468708A (en) Combined data rate reduction system
JPS63261298A (ja) デイジタル像シーケンスのデータ整理および再構成方法
US6384761B1 (en) Second and higher order dynamic element matching in multibit digital to analog and analog to digital data converters
US4411001A (en) Differential pulse code modulation transmission system
US6606043B2 (en) Method and arrangement for synchronizing a sigma delta-modulator
US4859883A (en) Digital circuit arrangement for quantization-noise reduction
EP0651518B1 (en) Cascaded sigma-delta modulators
US6856790B1 (en) Receiver with dual D.C. noise cancellation circuits
US5442354A (en) Fourth-order cascaded sigma-delta modulator
KR100503687B1 (ko) 신호처리기
KR100542960B1 (ko) 신호프로세서
JPH0414530B2 (enExample)
US4622537A (en) Predictive code conversion method capable of forcibly putting a feedback loop in an inactive state
KR100651614B1 (ko) 캐스케이드된델타시그마변조기들
JP2573921B2 (ja) テレビジヨン信号のｄｐｃｍコード化装置
EP0079658B1 (en) Differential pulse code modulation transmission system
US5166958A (en) Coding apparatus with low-frequency and DC suppression
EP1054514B1 (en) Method and apparatus for the compression and/or transport and/or decompression of a digital signal
GB2320165A (en) Signal processors
KR100499964B1 (ko) 신호처리기
KR100499962B1 (ko) 신호처리기
CA1308474C (en) Arrangement for dpcm-coding of video signals
JPH0451099B2 (enExample)
JP2689858B2 (ja) ノイズシェイパ
US4775986A (en) DPCM decoding circuit for digital samples