JPH0414373B2 - - Google Patents
Info
- Publication number
- JPH0414373B2 JPH0414373B2 JP60033448A JP3344885A JPH0414373B2 JP H0414373 B2 JPH0414373 B2 JP H0414373B2 JP 60033448 A JP60033448 A JP 60033448A JP 3344885 A JP3344885 A JP 3344885A JP H0414373 B2 JPH0414373 B2 JP H0414373B2
- Authority
- JP
- Japan
- Prior art keywords
- storage device
- data
- request
- store
- control circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 239000000872 buffer Substances 0.000 description 24
- 238000010586 diagram Methods 0.000 description 3
- 238000000034 method Methods 0.000 description 3
- 230000006870 function Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
Landscapes
- Memory System Of A Hierarchy Structure (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60033448A JPS61193245A (ja) | 1985-02-21 | 1985-02-21 | 記憶制御方式 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60033448A JPS61193245A (ja) | 1985-02-21 | 1985-02-21 | 記憶制御方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS61193245A JPS61193245A (ja) | 1986-08-27 |
JPH0414373B2 true JPH0414373B2 (sv) | 1992-03-12 |
Family
ID=12386814
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP60033448A Granted JPS61193245A (ja) | 1985-02-21 | 1985-02-21 | 記憶制御方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS61193245A (sv) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01142846A (ja) * | 1987-11-28 | 1989-06-05 | Nippon Telegr & Teleph Corp <Ntt> | 情報処理装置のキャッシュメモリ制御方式 |
JP2008267589A (ja) * | 2007-04-18 | 2008-11-06 | Koji Morishige | スチールベルト |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6020254A (ja) * | 1983-07-15 | 1985-02-01 | Nec Corp | デ−タ処理装置 |
-
1985
- 1985-02-21 JP JP60033448A patent/JPS61193245A/ja active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6020254A (ja) * | 1983-07-15 | 1985-02-01 | Nec Corp | デ−タ処理装置 |
Also Published As
Publication number | Publication date |
---|---|
JPS61193245A (ja) | 1986-08-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3289661B2 (ja) | キャッシュメモリシステム | |
US5249284A (en) | Method and system for maintaining data coherency between main and cache memories | |
JPH10133947A (ja) | 統合されたプロセッサ・メモリ装置 | |
JP2005535038A (ja) | 内部ロウキャッシングを有するメモリハブおよびアクセス方法。 | |
US20050144390A1 (en) | Protocol for maintaining cache coherency in a CMP | |
US4419725A (en) | Cache/disk subsystem with tagalong copy | |
JPH08185355A (ja) | データメモリおよびその動作方法 | |
EP0533427B1 (en) | Computer memory control system | |
US5845317A (en) | Multi-way cache expansion circuit architecture | |
JPH0319976B2 (sv) | ||
JP2716350B2 (ja) | 電子データ記憶システム | |
US6704820B1 (en) | Unified cache port consolidation | |
JPH0414373B2 (sv) | ||
JP2645477B2 (ja) | マイクロプロセッサ及びそのキャッシュメモリ | |
JPH0210446A (ja) | バッファ記憶装置 | |
JP2502406B2 (ja) | 記憶制御方式およびデ―タ処理装置 | |
EP0604030A2 (en) | Copy back cache tag memory | |
JPH04195563A (ja) | メモリシステムの制御装置 | |
US7840757B2 (en) | Method and apparatus for providing high speed memory for a processing unit | |
JPH06301600A (ja) | 記憶装置 | |
JPH06208539A (ja) | 高速データ転送方式 | |
JPH05158782A (ja) | 記憶装置 | |
JPS6135583B2 (sv) | ||
JPH03204049A (ja) | メモリ制御装置 | |
JPH10207773A (ja) | バス接続装置 |