JPH0413794B2 - - Google Patents
Info
- Publication number
- JPH0413794B2 JPH0413794B2 JP57059047A JP5904782A JPH0413794B2 JP H0413794 B2 JPH0413794 B2 JP H0413794B2 JP 57059047 A JP57059047 A JP 57059047A JP 5904782 A JP5904782 A JP 5904782A JP H0413794 B2 JPH0413794 B2 JP H0413794B2
- Authority
- JP
- Japan
- Prior art keywords
- data
- ram
- bit
- bits
- output lines
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
Landscapes
- Static Random-Access Memory (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57059047A JPS58177583A (ja) | 1982-04-09 | 1982-04-09 | Ram制御回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57059047A JPS58177583A (ja) | 1982-04-09 | 1982-04-09 | Ram制御回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58177583A JPS58177583A (ja) | 1983-10-18 |
| JPH0413794B2 true JPH0413794B2 (enrdf_load_stackoverflow) | 1992-03-10 |
Family
ID=13102006
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57059047A Granted JPS58177583A (ja) | 1982-04-09 | 1982-04-09 | Ram制御回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58177583A (enrdf_load_stackoverflow) |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS56130884A (en) * | 1980-03-14 | 1981-10-14 | Toshiba Corp | Semiconductor memory device |
-
1982
- 1982-04-09 JP JP57059047A patent/JPS58177583A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS58177583A (ja) | 1983-10-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4599708A (en) | Method and structure for machine data storage with simultaneous write and read | |
| EP0188059B1 (en) | Semiconductor memory device having read-modify-write configuration | |
| JPS63200391A (ja) | スタテイツク型半導体メモリ | |
| JP3866036B2 (ja) | 単一の入出力ピンによるマルチレベルデータの書込み及び読取りが可能な記憶集積回路 | |
| US4667310A (en) | Large scale circuit device containing simultaneously accessible memory cells | |
| US3968480A (en) | Memory cell | |
| US4669064A (en) | Semiconductor memory device with improved data write function | |
| US4354259A (en) | Semiconductor memory device having improved column selection structure | |
| JPH0315278B2 (enrdf_load_stackoverflow) | ||
| US4903239A (en) | Semiconductor memory having a parallel input/output circuit | |
| US4875189A (en) | Random access memory device with nibble mode operation | |
| JPS63247992A (ja) | 集積メモリ回路 | |
| JPS63197088A (ja) | マルチポ−トメモリセル | |
| JPH0413794B2 (enrdf_load_stackoverflow) | ||
| US5365480A (en) | Memory cells and a memory apparatus using them | |
| JPH0447920B2 (enrdf_load_stackoverflow) | ||
| US6034921A (en) | Method, apparatus, pager, and cellular telephone for accessing information from a memory unit utilizing a sequential select unit | |
| JPH04141888A (ja) | 半導体記憶装置 | |
| KR920005121B1 (ko) | 반도체 기억장치 | |
| JPH0227759B2 (enrdf_load_stackoverflow) | ||
| JPH0514359B2 (enrdf_load_stackoverflow) | ||
| JPS6150285A (ja) | シリアルメモリ装置 | |
| JPH01112592A (ja) | 半導体記憶装置 | |
| JPS5930295A (ja) | 半導体メモリのアクセス方式 | |
| JPS59180870A (ja) | 半導体記憶装置 |