JPH0410738B2 - - Google Patents

Info

Publication number
JPH0410738B2
JPH0410738B2 JP16555783A JP16555783A JPH0410738B2 JP H0410738 B2 JPH0410738 B2 JP H0410738B2 JP 16555783 A JP16555783 A JP 16555783A JP 16555783 A JP16555783 A JP 16555783A JP H0410738 B2 JPH0410738 B2 JP H0410738B2
Authority
JP
Japan
Prior art keywords
photoresist film
film
forming
electrode layer
lift
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP16555783A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6057632A (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP16555783A priority Critical patent/JPS6057632A/ja
Publication of JPS6057632A publication Critical patent/JPS6057632A/ja
Publication of JPH0410738B2 publication Critical patent/JPH0410738B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306Chemical or electrical treatment, e.g. electrolytic etching

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Weting (AREA)
JP16555783A 1983-09-08 1983-09-08 半導体装置の製造方法 Granted JPS6057632A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP16555783A JPS6057632A (ja) 1983-09-08 1983-09-08 半導体装置の製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16555783A JPS6057632A (ja) 1983-09-08 1983-09-08 半導体装置の製造方法

Publications (2)

Publication Number Publication Date
JPS6057632A JPS6057632A (ja) 1985-04-03
JPH0410738B2 true JPH0410738B2 (enrdf_load_stackoverflow) 1992-02-26

Family

ID=15814621

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16555783A Granted JPS6057632A (ja) 1983-09-08 1983-09-08 半導体装置の製造方法

Country Status (1)

Country Link
JP (1) JPS6057632A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPS6057632A (ja) 1985-04-03

Similar Documents

Publication Publication Date Title
JPS6323657B2 (enrdf_load_stackoverflow)
JPH04115515A (ja) パターン形成方法
JPH055174B2 (enrdf_load_stackoverflow)
JPH0496065A (ja) レチクル
KR0156316B1 (ko) 반도체장치의 패턴 형성방법
JP3430290B2 (ja) 半導体装置の製造方法
JPS6222463B2 (enrdf_load_stackoverflow)
JPH0410738B2 (enrdf_load_stackoverflow)
US4581316A (en) Method of forming resist patterns in negative photoresist layer using false pattern
EP0104235A4 (en) METHOD OF FORMING A HYBRID LITHOGRAPHIC PROTECTION MATERIAL WITH ELECTRONIC / OPTICAL RADIUS.
JPS62245251A (ja) レジストパタ−ン形成方法
JPS6386550A (ja) 多層配線層の形成方法
KR950004977B1 (ko) 반도체 소자의 감광막 미세 패턴 형성방법
JP2712407B2 (ja) 2層フォトレジストを用いた微細パターンの形成方法
KR100728947B1 (ko) 반도체소자용 레티클을 이용한 노광방법
KR100235936B1 (ko) 레지스트 패턴형성방법
JPH05347244A (ja) レジストパターン形成方法
JP2930604B2 (ja) レジストパターンの形成方法
KR920003493A (ko) 다수의 반도체 칩으로 구성되는 반도체집적회로장치 및 그 반도체 칩 사이의 배선의 형성방법
JPH0462166B2 (enrdf_load_stackoverflow)
JPS629894B2 (enrdf_load_stackoverflow)
JPS6039219B2 (ja) パタ−ン転写用マスクの製造方法
JPH01214026A (ja) メサ構造のエッチング方法
JPH07263330A (ja) レジストパターンの形成方法
JPH0471331B2 (enrdf_load_stackoverflow)