JPH0410735B2 - - Google Patents

Info

Publication number
JPH0410735B2
JPH0410735B2 JP25668584A JP25668584A JPH0410735B2 JP H0410735 B2 JPH0410735 B2 JP H0410735B2 JP 25668584 A JP25668584 A JP 25668584A JP 25668584 A JP25668584 A JP 25668584A JP H0410735 B2 JPH0410735 B2 JP H0410735B2
Authority
JP
Japan
Prior art keywords
mesa
cassette
semiconductor wafer
wafer
etching
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP25668584A
Other languages
English (en)
Japanese (ja)
Other versions
JPS61134025A (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP25668584A priority Critical patent/JPS61134025A/ja
Publication of JPS61134025A publication Critical patent/JPS61134025A/ja
Publication of JPH0410735B2 publication Critical patent/JPH0410735B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Drying Of Semiconductors (AREA)
  • Weting (AREA)
JP25668584A 1984-12-05 1984-12-05 半導体ウエハのメサエツチング方法 Granted JPS61134025A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP25668584A JPS61134025A (ja) 1984-12-05 1984-12-05 半導体ウエハのメサエツチング方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP25668584A JPS61134025A (ja) 1984-12-05 1984-12-05 半導体ウエハのメサエツチング方法

Publications (2)

Publication Number Publication Date
JPS61134025A JPS61134025A (ja) 1986-06-21
JPH0410735B2 true JPH0410735B2 (cs) 1992-02-26

Family

ID=17296045

Family Applications (1)

Application Number Title Priority Date Filing Date
JP25668584A Granted JPS61134025A (ja) 1984-12-05 1984-12-05 半導体ウエハのメサエツチング方法

Country Status (1)

Country Link
JP (1) JPS61134025A (cs)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113764316B (zh) * 2021-11-09 2022-01-04 天霖(张家港)电子科技有限公司 一种半导体加工设备

Also Published As

Publication number Publication date
JPS61134025A (ja) 1986-06-21

Similar Documents

Publication Publication Date Title
EP0032801B1 (en) Method of dicing a semiconductor wafer
US3961999A (en) Method for forming recessed dielectric isolation with a minimized "bird's beak" problem
US3765969A (en) Precision etching of semiconductors
US3911562A (en) Method of chemical polishing of planar silicon structures having filled grooves therein
CA1148111A (en) Arrangement and method for selective electrochemical etching
JPS6340337A (ja) 集積回路分離法
US4037306A (en) Integrated circuit and method
US3979237A (en) Device isolation in integrated circuits
US4044454A (en) Method for forming integrated circuit regions defined by recessed dielectric isolation
KR930000229B1 (ko) 반도체장치의 제조방법
EP0075588A1 (en) METHOD FOR MANUFACTURING A SELF-ALIGNED BURIAL CHANNEL AND PRODUCTS THEREOF.
US3456168A (en) Structure and method for production of narrow doped region semiconductor devices
US3811974A (en) Silicon nitride-silicon oxide etchant
KR910006093B1 (ko) 반도체 장치의 제조방법
US3969749A (en) Substrate for dielectric isolated integrated circuit with V-etched depth grooves for lapping guide
JPH0410735B2 (cs)
US3471922A (en) Monolithic integrated circuitry with dielectric isolated functional regions
JPS6134974A (ja) シリコン半導体素子及びその製造方法
ATE187845T1 (de) Verfahren zur isolierung von halbleiteranordnungen in einem substrat
US4762805A (en) Nitride-less process for VLSI circuit device isolation
US3807038A (en) Process of producing semiconductor devices
JPS59214238A (ja) 分離領域の形成方法
US3387192A (en) Four layer planar semiconductor switch and method of making the same
JPS6347331B2 (cs)
JPS60160124A (ja) 半導体装置の製造方法