JPH0397735U - - Google Patents

Info

Publication number
JPH0397735U
JPH0397735U JP537390U JP537390U JPH0397735U JP H0397735 U JPH0397735 U JP H0397735U JP 537390 U JP537390 U JP 537390U JP 537390 U JP537390 U JP 537390U JP H0397735 U JPH0397735 U JP H0397735U
Authority
JP
Japan
Prior art keywords
operand
mantissa
input
subtraction
shift
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP537390U
Other languages
English (en)
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP537390U priority Critical patent/JPH0397735U/ja
Publication of JPH0397735U publication Critical patent/JPH0397735U/ja
Pending legal-status Critical Current

Links

JP537390U 1990-01-24 1990-01-24 Pending JPH0397735U (enrdf_load_stackoverflow)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP537390U JPH0397735U (enrdf_load_stackoverflow) 1990-01-24 1990-01-24

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP537390U JPH0397735U (enrdf_load_stackoverflow) 1990-01-24 1990-01-24

Publications (1)

Publication Number Publication Date
JPH0397735U true JPH0397735U (enrdf_load_stackoverflow) 1991-10-08

Family

ID=31509087

Family Applications (1)

Application Number Title Priority Date Filing Date
JP537390U Pending JPH0397735U (enrdf_load_stackoverflow) 1990-01-24 1990-01-24

Country Status (1)

Country Link
JP (1) JPH0397735U (enrdf_load_stackoverflow)

Similar Documents

Publication Publication Date Title
US5963461A (en) Multiplication apparatus and methods which generate a shift amount by which the product of the significands is shifted for normalization or denormalization
US6115729A (en) Floating point multiply-accumulate unit
US4866652A (en) Floating point unit using combined multiply and ALU functions
JPS595349A (ja) 加算器
JP3803438B2 (ja) 浮動小数点乗算累算装置
JPH0397735U (enrdf_load_stackoverflow)
JP2511527B2 (ja) 浮動小数点演算器
US4254471A (en) Binary adder circuit
JPS608933A (ja) 演算処理装置
US6202078B1 (en) Arithmetic circuit using a booth algorithm
US6112291A (en) Method and apparatus for performing a shift instruction with saturate by examination of an operand prior to shifting
JPH0397736U (enrdf_load_stackoverflow)
JPH04172526A (ja) 浮動小数点除算器
JPH0578049B2 (enrdf_load_stackoverflow)
JPH0478643U (enrdf_load_stackoverflow)
JP3691538B2 (ja) ベクトルデータ加算方法及びベクトルデータ乗算方法
JPH0458757U (enrdf_load_stackoverflow)
JPS6115233A (ja) 乗算器
JPS6244657B2 (enrdf_load_stackoverflow)
GB2153559A (en) Binary multiplication
JP3462670B2 (ja) 演算実行方法及び演算装置
JPH0797312B2 (ja) 演算装置
JPH0667849A (ja) 演算回路
JPS6120132A (ja) 演算処理装置
KR19980073858A (ko) 캐리-선택 덧셈기(csa) 회로