JPH0392071A - Facsimile response equipment - Google Patents

Facsimile response equipment

Info

Publication number
JPH0392071A
JPH0392071A JP1230123A JP23012389A JPH0392071A JP H0392071 A JPH0392071 A JP H0392071A JP 1230123 A JP1230123 A JP 1230123A JP 23012389 A JP23012389 A JP 23012389A JP H0392071 A JPH0392071 A JP H0392071A
Authority
JP
Japan
Prior art keywords
data
facsimile
buffer
line
byte
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1230123A
Other languages
Japanese (ja)
Inventor
Yoshiyuki Mihashi
三橋 嘉之
Yutaka Takekoshi
豊 竹腰
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
NEC Engineering Ltd
Original Assignee
NEC Corp
NEC Engineering Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, NEC Engineering Ltd filed Critical NEC Corp
Priority to JP1230123A priority Critical patent/JPH0392071A/en
Publication of JPH0392071A publication Critical patent/JPH0392071A/en
Pending legal-status Critical Current

Links

Landscapes

  • Facsimiles In General (AREA)
  • Storing Facsimile Image Data (AREA)

Abstract

PURPOSE:To prevent mis-output of a data of other line by applying in-byte rotate of a data by a number corresponding to a line number when a data received from a host is stored in a buffer corresponding to the line and applying inverse direction rotate processing when the data is read from the buffer. CONSTITUTION:A counter host interface section 1 rotates a data by a bit number corresponding to a line number for each received data byte and stores the result to buffers 2-4 corresponding to the line. When a data in a relevant buffer is outputted to a facsimile equipment terminal, at first facsimile terminal control sections 5-7 take a protocol with a facsimile equipment terminal and read a data in the buffer and send the data to the facsimile equipment terminal. Then the facsimile terminal control sections 5-7 apply inverse rotate by the same bit number as that implemented at buffer storage for each readout data byte and send the data to the facsimile equipment terminal. Thus, the output of the facsimile pattern of the content of other line as it is prevented.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明はファクシミリ画信号を入力とし、ファクシミリ
端末との通信制御手順、及び画出力を複数回線多重動作
を行うファクシミリ応答装置に関する. 〔従来の技術〕 従来のファクシミリ応答装置は、上位装置よりキャラク
タコード情報或はファクシミリ画信号を受信し、コード
情報の場合は文字パタンに変換した後ファクシミリ符号
化を行い、ファクシミリ画信号の場合は符号化方式の変
換などを行う.その後、回線に接続されたファクシミリ
端末と手順を進め画信号を出力する動作を複数回線の多
重で行う. 〔発明が解決しようとする課題〕 上述したファクシミリ応答装置は、ファームウェアで構
成されており、内蔵されたプログラムに従ってマイクロ
コンピュータが装置内の各部の制御を行っている.上位
装置とは例えばGPIB等のバスによって接続され、こ
のバスを通して制御データ、画信号データ等の授受を行
う.例えば上位装置から受信した画信号データをそのま
まファクシミリ端末に出力する場合を考えると、上位装
置からバスを通して一定の大きさく例えば8Kバイト)
を単位としたブロックのデータを受信する.このデータ
は装置内部のメモリ上に回線対応に割り当てられたバッ
ファメモリに一旦格納される。
DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a facsimile response device that receives facsimile image signals as input, performs communication control procedures with facsimile terminals, and multiplexes image output over multiple lines. [Prior Art] A conventional facsimile response device receives character code information or a facsimile image signal from a host device, converts the code information into a character pattern and then performs facsimile encoding, and in the case of a facsimile image signal, Performs encoding method conversion, etc. After that, the procedure is repeated with the facsimile terminal connected to the line, and the operation of outputting the image signal is performed by multiplexing multiple lines. [Problems to be Solved by the Invention] The facsimile answering device described above is composed of firmware, and a microcomputer controls each part within the device according to a built-in program. It is connected to the host device via a bus such as GPIB, and exchanges control data, image signal data, etc. through this bus. For example, if we consider the case where image signal data received from a host device is output as is to a facsimile terminal, it is transmitted from the host device through a bus to a fixed size (for example, 8K bytes).
Receive data in blocks of . This data is temporarily stored in a buffer memory allocated to each line on the internal memory of the device.

その後、ファクシミリ端末制御部がファクシミリ端末と
手順をとった後、前記バッファ中のデータを読みだしフ
ァクシミリ端末に出力す.上記のバッファは通常システ
ムメモリ上に回線対応にアドレスを分割して割り当てら
れる.そのため、上位装置からデータを受信する際、誤
って他回線のバッハアにデータを格納したり、ファクシ
ミリ端末に出力する際に他回線のバッファからデータを
読み出したりすると、他回線の内容のファクシミリ画面
がそのまま出力されてしまい、サービス上重大な問題と
なる. 〔課題を解決するための手段〕 本発明のファクシミリ応答装置は、装置内のバッファメ
モリと上位装置間のデータの授受を行う対上位インタフ
ェース部と、前記バッファメモリとファクシミリ端末間
のデータの授受を行うファクシミリ端末制御部のバッフ
ァメモリをアクセスする部位において、前記バッファメ
モリに送受するデータに対しデータのローテイトを行な
うローテイト回路を有している。
Thereafter, the facsimile terminal control unit performs procedures with the facsimile terminal, and then reads out the data in the buffer and outputs it to the facsimile terminal. The above buffers are usually allocated in system memory by dividing addresses according to lines. Therefore, if you accidentally store data in the buffer of another line when receiving data from a host device, or read data from the buffer of another line when outputting to a facsimile terminal, the facsimile screen of the contents of the other line may be If it is output as is, it will cause a serious problem with the service. [Means for Solving the Problems] The facsimile response device of the present invention comprises: a host interface section for transmitting and receiving data between a buffer memory within the device and a host device; and a host interface section for transmitting and receiving data between the buffer memory and a facsimile terminal. A portion of the facsimile terminal control section that accesses the buffer memory includes a rotation circuit that rotates data sent to and received from the buffer memory.

〔実施例〕〔Example〕

次に、本発明について図面を参照して説明する.第1図
は本発明の一実施例のブロック図である。
Next, the present invention will be explained with reference to the drawings. FIG. 1 is a block diagram of one embodiment of the present invention.

本実施例は、ファクシミリ画信号を入力とし、ファクシ
ミリ端末制御回路とこれを制御する制御回路を有しファ
クシミリ画信号を必要に応じて符号化方式の変換を行い
ファクシミリ端末(FAX)に出力する動作を複数回線
の多重で行うファクシミリ応答装置において、装置内の
バッファメモリ2,3.4と上位装置間のデータの授受
を行い対上位インタフェース部1及びバッファメモリ2
,3.4とファクシミリ端末間のデータの授受を行うフ
ァクシミリ端末(FAX)制御部5,6.7の装置内の
バッファメモリをアクセスする部位において、画信号デ
ータとそのデータの回線番号とを入力とし、入力した回
線番号に応じて、予め定められたアルゴリズムに従って
画信号データのローテイトを行なうローテイト回路を有
して構成される. 第2図は本実施例のデータのバッファ格納・読み出し時
の処置を示す図である.ファクシミリ応答装置は上位装
置より対上位インタフェース部1を通して画信号データ
を受信する.このとき対上位インタフェース部1は受信
したデータ1バイトごとに、回線番号に対応したビット
数分、データのローテイトを行なった後、その回線に対
応したバッファ2〜4に格納する.該当バッファのデー
タをファクシミリ端末に出力する際は、まずファクシミ
リ端末制御部5〜7がファクシミリ端末と手順をとった
後、バッファのデータを読み出し、ファクシミリ端末に
送信する.ここでファクシミリ端末制御部5〜7は読み
だしたデータ1バイト毎に、バッファ格納時に行ったと
同じビット数分、反対方向にローティトを行なった後、
そのデータをファクシミリ端末に送出する。
This embodiment receives a facsimile image signal as input, has a facsimile terminal control circuit and a control circuit that controls this, converts the encoding method of the facsimile image signal as necessary, and outputs it to a facsimile terminal (FAX). In a facsimile answering device that performs multiplexing of multiple lines, data is exchanged between the buffer memories 2, 3.4 in the device and a higher-level device, and the upper-level interface unit 1 and buffer memory 2
, 3.4 and the facsimile terminal, the facsimile terminal (FAX) control unit 5, which accesses the buffer memory in the device of 6.7, inputs the image signal data and the line number of the data. The system is configured with a rotation circuit that rotates image signal data according to a predetermined algorithm according to the input line number. FIG. 2 is a diagram showing the procedure for storing and reading data in the buffer in this embodiment. The facsimile response device receives image signal data from the host device through the host interface section 1. At this time, the upper-level interface unit 1 rotates each byte of received data by the number of bits corresponding to the line number, and then stores the data in buffers 2 to 4 corresponding to the line. When outputting the data in the corresponding buffer to the facsimile terminal, the facsimile terminal controllers 5 to 7 first perform procedures with the facsimile terminal, then read out the data in the buffer and transmit it to the facsimile terminal. Here, the facsimile terminal control units 5 to 7 rotate each byte of read data in the opposite direction by the same number of bits as when storing the data in the buffer.
The data is sent to a facsimile terminal.

〔発明の効果〕〔Effect of the invention〕

以上説明したように、本発明のファクシミリ応答装置は
、上位から受信するデータを回線対応のバッファに格納
する際、データのバイト内ローテイトを回線番号に対応
した数だけ行い、バッファからデータを読みだす際には
逆方向ローテイト処理を行うことにより、誤って他回線
のバッファからデータを読みだした場合でも正しいデー
タが得られず、ファクシミリ端末に対して正常に認識で
きる画面が出力されることは無くなり、他回線のデータ
の誤出力を防止できる効果がある.
As explained above, when the facsimile response device of the present invention stores data received from a host in a buffer corresponding to a line, it performs intra-byte rotation of the data by a number corresponding to the line number, and then reads the data from the buffer. By performing reverse rotation processing, even if data is read from the buffer of another line by mistake, the correct data will not be obtained and a screen that can be correctly recognized will not be output to the facsimile terminal. This has the effect of preventing erroneous output of data from other lines.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本発明のファクシミリ応答装置の一例のブロッ
ク図、第2図は本実施例のデータのバッファ格納・読み
だし時の処理を示す図である.1・・・対上位装置イン
タフェース部、2〜4・・・回線対応バッファメモリ、
5〜7・・・FAX。
FIG. 1 is a block diagram of an example of a facsimile response device according to the present invention, and FIG. 2 is a diagram showing processing when storing and reading data in a buffer according to the present embodiment. 1... Upper device interface unit, 2-4... Line compatible buffer memory,
5-7...FAX.

Claims (1)

【特許請求の範囲】[Claims]  装置内のバッファメモリと上位装置間のデータの授受
を行う対上位インタフェース部と、前記バッファメモリ
とファクシミリ端末間のデータの授受を行うファクシミ
リ端末制御部のバッファメモリをアクセスする部位にお
いて、前記バッファメモリに送受するデータに対しデー
タのローテイトを行なうローテイト回路を有することを
特徴とするファクシミリ応答装置。
a higher-level interface unit that exchanges data between a buffer memory in the apparatus and a higher-level device; and a part that accesses the buffer memory of a facsimile terminal control unit that exchanges data between the buffer memory and a facsimile terminal; 1. A facsimile response device comprising a rotation circuit for rotating data transmitted and received.
JP1230123A 1989-09-04 1989-09-04 Facsimile response equipment Pending JPH0392071A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1230123A JPH0392071A (en) 1989-09-04 1989-09-04 Facsimile response equipment

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1230123A JPH0392071A (en) 1989-09-04 1989-09-04 Facsimile response equipment

Publications (1)

Publication Number Publication Date
JPH0392071A true JPH0392071A (en) 1991-04-17

Family

ID=16902929

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1230123A Pending JPH0392071A (en) 1989-09-04 1989-09-04 Facsimile response equipment

Country Status (1)

Country Link
JP (1) JPH0392071A (en)

Similar Documents

Publication Publication Date Title
US4538224A (en) Direct memory access peripheral unit controller
JPS5810236A (en) Interface circuit
US4704717A (en) Receive message processor for a solicited message packet transfer system
US5228128A (en) Personal computer facsimile device
US6535522B1 (en) Multiple protocol interface and method for use in a communications system
JPH0392071A (en) Facsimile response equipment
US4695997A (en) Device for performing wrap tests on a multiplex link in a data communication system
US4751698A (en) Serial link adapter for a communication controller
JPH0398385A (en) Facsimile reply equipment
JPH0470052A (en) Facsimile answering equipment
KR0154470B1 (en) Circuit for interfacing between auxiliary processor and external device
US6944176B1 (en) Method and apparatus for bit level network data multiplexing
SU1278871A1 (en) Interface for linking microprocessor peripheral equipment with input-output channel of electronic computer
KR100298845B1 (en) A device of bus common buffer for atm
JPH0591280A (en) Abnormal data output prevention system
JPH0444156A (en) Transfer data generating device
JPS62271159A (en) Data base equipment for video tex
JPS6051147B2 (en) Terminal control method
JPH0644749B2 (en) Data transceiver
JPH0271663A (en) Facsimile equipment
KR910005621A (en) Test and Maintenance Device
JPH0340558A (en) Facsimile equipment
JPH0142199B2 (en)
JPS61173555A (en) Connecting method of communication controller
JPH01234962A (en) Bus control system