JPH0370258B2 - - Google Patents
Info
- Publication number
- JPH0370258B2 JPH0370258B2 JP60133403A JP13340385A JPH0370258B2 JP H0370258 B2 JPH0370258 B2 JP H0370258B2 JP 60133403 A JP60133403 A JP 60133403A JP 13340385 A JP13340385 A JP 13340385A JP H0370258 B2 JPH0370258 B2 JP H0370258B2
- Authority
- JP
- Japan
- Prior art keywords
- address
- ram
- data
- page
- real
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000012546 transfer Methods 0.000 claims description 71
- 238000006243 chemical reaction Methods 0.000 claims description 22
- 230000002401 inhibitory effect Effects 0.000 claims 2
- 238000009482 thermal adhesion granulation Methods 0.000 description 23
- 238000010586 diagram Methods 0.000 description 5
- 238000013519 translation Methods 0.000 description 3
- 230000002093 peripheral effect Effects 0.000 description 2
- 238000012545 processing Methods 0.000 description 2
- 238000007796 conventional method Methods 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000000605 extraction Methods 0.000 description 1
- 238000002360 preparation method Methods 0.000 description 1
- 230000004044 response Effects 0.000 description 1
Landscapes
- Techniques For Improving Reliability Of Storages (AREA)
- Debugging And Monitoring (AREA)
- Memory System Of A Hierarchy Structure (AREA)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60133403A JPS61290554A (ja) | 1985-06-19 | 1985-06-19 | チヤネル装置 |
| US06/874,995 US4797812A (en) | 1985-06-19 | 1986-06-16 | System for continuous DMA transfer of virtually addressed data blocks |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60133403A JPS61290554A (ja) | 1985-06-19 | 1985-06-19 | チヤネル装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61290554A JPS61290554A (ja) | 1986-12-20 |
| JPH0370258B2 true JPH0370258B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1991-11-07 |
Family
ID=15103932
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP60133403A Granted JPS61290554A (ja) | 1985-06-19 | 1985-06-19 | チヤネル装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61290554A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) |
-
1985
- 1985-06-19 JP JP60133403A patent/JPS61290554A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS61290554A (ja) | 1986-12-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4797812A (en) | System for continuous DMA transfer of virtually addressed data blocks | |
| US4896262A (en) | Emulation device for converting magnetic disc memory mode signal from computer into semiconductor memory access mode signal for semiconductor memory | |
| US4253147A (en) | Memory unit with pipelined cycle of operations | |
| EP0375121B1 (en) | Method and apparatus for efficient DRAM control | |
| US4607328A (en) | Data transfer apparatus for a microcomputer system | |
| US4423479A (en) | Cache/disk subsystem with acquire write command | |
| JPS5821308B2 (ja) | ルツクアヘツド・コントロ−ル装置 | |
| US4040031A (en) | Computer instruction control apparatus and method | |
| US4885679A (en) | Secure commodity bus | |
| US5247640A (en) | Dual access control system including plural magnetic disk control units and contention control circuitry | |
| JPH0115903B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
| JPS6319058A (ja) | メモリ装置 | |
| JPH0370258B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
| US4652994A (en) | System for transmitting data to auxiliary memory device | |
| US5163135A (en) | Computer system and method for setting recovery time upon execution of an I/O command | |
| US20010002481A1 (en) | Data access unit and method therefor | |
| JPS60178564A (ja) | 補助記憶装置 | |
| JPH0370256B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
| JPS6331806B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
| JPH0370257B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
| JPS6142293B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
| JPH0140432B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
| US6085297A (en) | Single-chip memory system including buffer | |
| JPS58125128A (ja) | 計算機システム | |
| JP2600376B2 (ja) | メモリ制御装置 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| LAPS | Cancellation because of no payment of annual fees |