JPH0370256B2 - - Google Patents
Info
- Publication number
- JPH0370256B2 JPH0370256B2 JP60133401A JP13340185A JPH0370256B2 JP H0370256 B2 JPH0370256 B2 JP H0370256B2 JP 60133401 A JP60133401 A JP 60133401A JP 13340185 A JP13340185 A JP 13340185A JP H0370256 B2 JPH0370256 B2 JP H0370256B2
- Authority
- JP
- Japan
- Prior art keywords
- address
- ram
- data
- page
- real
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000006243 chemical reaction Methods 0.000 claims description 18
- 230000015654 memory Effects 0.000 claims description 13
- 238000001514 detection method Methods 0.000 claims description 3
- 238000010586 diagram Methods 0.000 description 3
- 230000002093 peripheral effect Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 230000003936 working memory Effects 0.000 description 1
Landscapes
- Techniques For Improving Reliability Of Storages (AREA)
- Debugging And Monitoring (AREA)
- Memory System Of A Hierarchy Structure (AREA)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60133401A JPS61290552A (ja) | 1985-06-19 | 1985-06-19 | チヤネル装置 |
US06/874,995 US4797812A (en) | 1985-06-19 | 1986-06-16 | System for continuous DMA transfer of virtually addressed data blocks |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60133401A JPS61290552A (ja) | 1985-06-19 | 1985-06-19 | チヤネル装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS61290552A JPS61290552A (ja) | 1986-12-20 |
JPH0370256B2 true JPH0370256B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1991-11-07 |
Family
ID=15103883
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP60133401A Granted JPS61290552A (ja) | 1985-06-19 | 1985-06-19 | チヤネル装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS61290552A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) |
-
1985
- 1985-06-19 JP JP60133401A patent/JPS61290552A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS61290552A (ja) | 1986-12-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4797812A (en) | System for continuous DMA transfer of virtually addressed data blocks | |
FI95971B (fi) | Laite ja menetelmä sivutettuun muistiin pääsemiseksi tietokonejärjestelmässä | |
EP0260433B1 (en) | Multi-address space control method | |
US4495564A (en) | Multi sub-channel adapter with single status/address register | |
US4513369A (en) | Information processing system | |
US4607328A (en) | Data transfer apparatus for a microcomputer system | |
EP0032136B1 (en) | Memory system | |
JPH0370256B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
JPS6319058A (ja) | メモリ装置 | |
JPH0370257B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
US4652994A (en) | System for transmitting data to auxiliary memory device | |
JPH0370258B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
JPH0140432B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
CN1004945B (zh) | 地址控制装置 | |
JP2600376B2 (ja) | メモリ制御装置 | |
JPS58125128A (ja) | 計算機システム | |
JP2564624B2 (ja) | スタック方式 | |
JPS603049A (ja) | バスインタ−フエ−ス装置 | |
JP2574821B2 (ja) | ダイレクトメモリアクセス・コントローラ | |
JPH0831076B2 (ja) | 入出力処理装置 | |
EP0358224A2 (en) | Semiconductor disk device useful in transaction processing system | |
JPS60132254A (ja) | デ−タ処理装置 | |
JPH10222460A (ja) | データ転送制御装置 | |
JP2847863B2 (ja) | マイクロプロセッサ割込み制御方式 | |
JPS63201852A (ja) | キヤツシユメモリのアクセス制御方式 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
LAPS | Cancellation because of no payment of annual fees |