JPS61290552A - チヤネル装置 - Google Patents

チヤネル装置

Info

Publication number
JPS61290552A
JPS61290552A JP60133401A JP13340185A JPS61290552A JP S61290552 A JPS61290552 A JP S61290552A JP 60133401 A JP60133401 A JP 60133401A JP 13340185 A JP13340185 A JP 13340185A JP S61290552 A JPS61290552 A JP S61290552A
Authority
JP
Japan
Prior art keywords
address
ram
data
dat
microcomputer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP60133401A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0370256B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html
Inventor
Junichi Kihara
淳一 木原
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to JP60133401A priority Critical patent/JPS61290552A/ja
Priority to US06/874,995 priority patent/US4797812A/en
Publication of JPS61290552A publication Critical patent/JPS61290552A/ja
Publication of JPH0370256B2 publication Critical patent/JPH0370256B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Memory System Of A Hierarchy Structure (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Debugging And Monitoring (AREA)
JP60133401A 1985-06-19 1985-06-19 チヤネル装置 Granted JPS61290552A (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP60133401A JPS61290552A (ja) 1985-06-19 1985-06-19 チヤネル装置
US06/874,995 US4797812A (en) 1985-06-19 1986-06-16 System for continuous DMA transfer of virtually addressed data blocks

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60133401A JPS61290552A (ja) 1985-06-19 1985-06-19 チヤネル装置

Publications (2)

Publication Number Publication Date
JPS61290552A true JPS61290552A (ja) 1986-12-20
JPH0370256B2 JPH0370256B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1991-11-07

Family

ID=15103883

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60133401A Granted JPS61290552A (ja) 1985-06-19 1985-06-19 チヤネル装置

Country Status (1)

Country Link
JP (1) JPS61290552A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Also Published As

Publication number Publication date
JPH0370256B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1991-11-07

Similar Documents

Publication Publication Date Title
US4797812A (en) System for continuous DMA transfer of virtually addressed data blocks
US4354232A (en) Cache memory command buffer circuit
US5159671A (en) Data transfer unit for small computer system with simultaneous transfer to two memories and error detection and rewrite to substitute address
US5613130A (en) Card voltage switching and protection
US4682305A (en) Storage system
US4896262A (en) Emulation device for converting magnetic disc memory mode signal from computer into semiconductor memory access mode signal for semiconductor memory
EP0076629A2 (en) Reconfigureable memory system
EP0221763A2 (en) System for transferring digital data between a host device and a recording medium
US4495564A (en) Multi sub-channel adapter with single status/address register
JPS5958700A (ja) 記憶保護判定方式
JPS6376034A (ja) 多重アドレス空間制御方式
JPH0218987B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
GB2106675A (en) Data transfer apparatus
US5247640A (en) Dual access control system including plural magnetic disk control units and contention control circuitry
EP0032136B1 (en) Memory system
US5668936A (en) Printer for exclusively selecting a host apparatus and a command system for use with the selected host apparatus
JPS61290552A (ja) チヤネル装置
US4882672A (en) System for initialization of channel controllers utilizing address pointers calculated from multiplying sizes of data fields with device numbers
JPS61290553A (ja) チヤネル装置
US4652994A (en) System for transmitting data to auxiliary memory device
EP0157342A2 (en) Memory address expansion system
JPS61290554A (ja) チヤネル装置
JPS6217299B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
EP0358224A2 (en) Semiconductor disk device useful in transaction processing system
JPS58125128A (ja) 計算機システム

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees