JPH0365573B2 - - Google Patents

Info

Publication number
JPH0365573B2
JPH0365573B2 JP60056548A JP5654885A JPH0365573B2 JP H0365573 B2 JPH0365573 B2 JP H0365573B2 JP 60056548 A JP60056548 A JP 60056548A JP 5654885 A JP5654885 A JP 5654885A JP H0365573 B2 JPH0365573 B2 JP H0365573B2
Authority
JP
Japan
Prior art keywords
data
multiplier
input
basic cell
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP60056548A
Other languages
English (en)
Japanese (ja)
Other versions
JPS61214027A (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP60056548A priority Critical patent/JPS61214027A/ja
Publication of JPS61214027A publication Critical patent/JPS61214027A/ja
Publication of JPH0365573B2 publication Critical patent/JPH0365573B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/523—Multiplying only
    • G06F7/53—Multiplying only in parallel-parallel fashion, i.e. both operands being entered in parallel

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
JP60056548A 1985-03-20 1985-03-20 並列乗算器 Granted JPS61214027A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60056548A JPS61214027A (ja) 1985-03-20 1985-03-20 並列乗算器

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60056548A JPS61214027A (ja) 1985-03-20 1985-03-20 並列乗算器

Publications (2)

Publication Number Publication Date
JPS61214027A JPS61214027A (ja) 1986-09-22
JPH0365573B2 true JPH0365573B2 (enrdf_load_stackoverflow) 1991-10-14

Family

ID=13030143

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60056548A Granted JPS61214027A (ja) 1985-03-20 1985-03-20 並列乗算器

Country Status (1)

Country Link
JP (1) JPS61214027A (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH081593B2 (ja) * 1990-03-20 1996-01-10 富士通株式会社 乗算器

Also Published As

Publication number Publication date
JPS61214027A (ja) 1986-09-22

Similar Documents

Publication Publication Date Title
US5151875A (en) MOS array multiplier cell
JPH0548488B2 (enrdf_load_stackoverflow)
US5920498A (en) Compression circuit of an adder circuit
US4363107A (en) Binary multiplication cell circuit
JPS6055438A (ja) ２入力加算器
US6285300B1 (en) Apparatus and method for reducing power and noise through reduced switching recording in logic devices
Oklobdzija High-speed VLSI arithmetic units: adders and multipliers
JPS595349A (ja) 加算器
US4709346A (en) CMOS subtractor
US4879677A (en) Parallel adder circuit with sign bit decoder for multiplier
US5251164A (en) Low-power area-efficient absolute value arithmetic unit
CA1282176C (en) Fast c-mos adder
US4866655A (en) Arithmetic processor and divider using redundant signed digit
US7620677B2 (en) 4:2 Carry save adder and 4:2 carry save adding method
US6711633B2 (en) 4:2 compressor circuit for use in an arithmetic unit
JPH0365573B2 (enrdf_load_stackoverflow)
JP2992588B2 (ja) 加算回路
US4866657A (en) Adder circuitry utilizing redundant signed digit operands
US4935892A (en) Divider and arithmetic processing units using signed digit operands
US6877022B1 (en) Booth encoding circuit for a multiplier of a multiply-accumulate module
US20070233760A1 (en) 3:2 Bit compressor circuit and method
US6571269B1 (en) Noise-tolerant digital adder circuit and method
US7240085B2 (en) Faster shift value calculation using modified carry-lookahead adder
JPH0418336B2 (enrdf_load_stackoverflow)
US4979140A (en) Signed digit adder circuit