JPS61214027A - 並列乗算器 - Google Patents

並列乗算器

Info

Publication number
JPS61214027A
JPS61214027A JP60056548A JP5654885A JPS61214027A JP S61214027 A JPS61214027 A JP S61214027A JP 60056548 A JP60056548 A JP 60056548A JP 5654885 A JP5654885 A JP 5654885A JP S61214027 A JPS61214027 A JP S61214027A
Authority
JP
Japan
Prior art keywords
data
input
basic cell
multiplier
selection control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP60056548A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0365573B2 (enrdf_load_stackoverflow
Inventor
Kazuhiro Suda
須田　一弘
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Toshiba Electronic Device Solutions Corp
Original Assignee
Toshiba Corp
Toshiba Microelectronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Toshiba Microelectronics Corp filed Critical Toshiba Corp
Priority to JP60056548A priority Critical patent/JPS61214027A/ja
Publication of JPS61214027A publication Critical patent/JPS61214027A/ja
Publication of JPH0365573B2 publication Critical patent/JPH0365573B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/523—Multiplying only
    • G06F7/53—Multiplying only in parallel-parallel fashion, i.e. both operands being entered in parallel

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
JP60056548A 1985-03-20 1985-03-20 並列乗算器 Granted JPS61214027A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60056548A JPS61214027A (ja) 1985-03-20 1985-03-20 並列乗算器

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60056548A JPS61214027A (ja) 1985-03-20 1985-03-20 並列乗算器

Publications (2)

Publication Number Publication Date
JPS61214027A true JPS61214027A (ja) 1986-09-22
JPH0365573B2 JPH0365573B2 (enrdf_load_stackoverflow) 1991-10-14

Family

ID=13030143

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60056548A Granted JPS61214027A (ja) 1985-03-20 1985-03-20 並列乗算器

Country Status (1)

Country Link
JP (1) JPS61214027A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03271932A (ja) * 1990-03-20 1991-12-03 Fujitsu Ltd 乗算器

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03271932A (ja) * 1990-03-20 1991-12-03 Fujitsu Ltd 乗算器

Also Published As

Publication number Publication date
JPH0365573B2 (enrdf_load_stackoverflow) 1991-10-14

Similar Documents

Publication Publication Date Title
US5151875A (en) MOS array multiplier cell
Kameyama et al. A multiplier chip with multiple-valued bidirectional current-mode logic circuits
US4363107A (en) Binary multiplication cell circuit
KR100449963B1 (ko) 가산 회로 및 이를 구비한 승산 회로
US4594678A (en) Digital parallel computing circuit for computing p=xy+z in a shortened time
JPH0555894B2 (enrdf_load_stackoverflow)
JPS5981736A (ja) デイジタル加算器の桁上げ信号発生回路
JPH0548488B2 (enrdf_load_stackoverflow)
US5805491A (en) Fast 4-2 carry save adder using multiplexer logic
US6285300B1 (en) Apparatus and method for reducing power and noise through reduced switching recording in logic devices
US4709346A (en) CMOS subtractor
US7508233B2 (en) Full-adder of complementary carry logic voltage compensation
CA1282176C (en) Fast c-mos adder
JPS61214027A (ja) 並列乗算器
US4766565A (en) Arithmetic logic circuit having a carry generator
US6711633B2 (en) 4:2 compressor circuit for use in an arithmetic unit
JPH07117893B2 (ja) 波及的けた上げ加算器を構成するための回路装置
Wang et al. A new redundant binary number to 2's-complement number converter
Datla et al. Quaternary Addition Circuits Based on SUSLOC Voltage-Mode Cells and Modeling with SystemVerilog©
Larsson et al. Transition reduction in carry-save adder trees
Lin et al. A novel approach for CMOS parallel counter design
Sasikala et al. Performance Analysis of a Low-Power High-Speed Hybrid Multiplier Circuit
US5617345A (en) Logical operation circuit and device having the same
JPS62100833A (ja) 並列乗算器
US6981013B1 (en) Low power, minimal area tap multiplier