JPH0357653B2 - - Google Patents

Info

Publication number
JPH0357653B2
JPH0357653B2 JP57141214A JP14121482A JPH0357653B2 JP H0357653 B2 JPH0357653 B2 JP H0357653B2 JP 57141214 A JP57141214 A JP 57141214A JP 14121482 A JP14121482 A JP 14121482A JP H0357653 B2 JPH0357653 B2 JP H0357653B2
Authority
JP
Japan
Prior art keywords
gate
input
josephson
output
gates
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP57141214A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5930328A (ja
Inventor
Shigeo Daito
Hiroshi Nakagawa
Susumu Takada
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
National Institute of Advanced Industrial Science and Technology AIST
Original Assignee
Agency of Industrial Science and Technology
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Agency of Industrial Science and Technology filed Critical Agency of Industrial Science and Technology
Priority to JP14121482A priority Critical patent/JPS5930328A/ja
Publication of JPS5930328A publication Critical patent/JPS5930328A/ja
Publication of JPH0357653B2 publication Critical patent/JPH0357653B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
JP14121482A 1982-08-14 1982-08-14 論理演算用ユニツトセル Granted JPS5930328A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP14121482A JPS5930328A (ja) 1982-08-14 1982-08-14 論理演算用ユニツトセル

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14121482A JPS5930328A (ja) 1982-08-14 1982-08-14 論理演算用ユニツトセル

Publications (2)

Publication Number Publication Date
JPS5930328A JPS5930328A (ja) 1984-02-17
JPH0357653B2 true JPH0357653B2 (cs) 1991-09-02

Family

ID=15286792

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14121482A Granted JPS5930328A (ja) 1982-08-14 1982-08-14 論理演算用ユニツトセル

Country Status (1)

Country Link
JP (1) JPS5930328A (cs)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63246920A (ja) * 1987-04-02 1988-10-13 Agency Of Ind Science & Technol ジヨゼフソン・デ−タ・セレクタ用単位セル
JP2552028B2 (ja) * 1990-08-16 1996-11-06 日本電気アイシーマイコンシステム株式会社 加算器

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6010451B2 (ja) * 1979-08-27 1985-03-18 工業技術院長 ジヨゼフソン効果を利用したスイツチング回路
JPS6051288B2 (ja) * 1980-12-15 1985-11-13 工業技術院長 ジヨゼフソン論理回路

Also Published As

Publication number Publication date
JPS5930328A (ja) 1984-02-17

Similar Documents

Publication Publication Date Title
De Vos et al. Generating the group of reversible logic gates
US5805477A (en) Arithmetic cell for field programmable devices
JP3613396B2 (ja) 機能ブロック
JP3594601B2 (ja) 高速桁上げのためのロジック構造および回路
US6154049A (en) Multiplier fabric for use in field programmable gate arrays
US6188240B1 (en) Programmable function block
US5257218A (en) Parallel carry and carry propagation generator apparatus for use with carry-look-ahead adders
US5040139A (en) Transmission gate multiplexer (TGM) logic circuits and multiplier architectures
US4623982A (en) Conditional carry techniques for digital processors
Bahar et al. Design and implementation of approximate DCT architecture in quantum-dot cellular automata
Mahajan et al. Memristor based adders
Swartzlander A review of large parallel counter designs
Shanbhag et al. Parallel implementation of a 4* 4-bit multiplier using a modified Booth's algorithm
JPH0357653B2 (cs)
US7617269B2 (en) Logic entity with two outputs for efficient adder and other macro implementations
US5227993A (en) Multivalued ALU
Dhanesha et al. Array-of-arrays architecture for parallel floating point multiplication
Rani et al. Design of QCA circuits using new 1D clocking scheme
CN111752529A (zh) 支持高效乘累加运算的可编程逻辑单元结构
Srikanth et al. Area-power analysis of carry select adder using transmission gates
Chandra Das et al. QCA-based design of novel low-power n-bit ripple carry incrementer and ripple carry decrementer
Tapadar et al. Power and area aware improved SQRT carry select adder (CSIA)
Lee et al. Magnetic bubble logic
RU2616887C1 (ru) Троичный полный последовательный сумматор (варианты)
EP0305583B1 (en) Multivalued alu