JPH035702B2 - - Google Patents
Info
- Publication number
- JPH035702B2 JPH035702B2 JP57229929A JP22992982A JPH035702B2 JP H035702 B2 JPH035702 B2 JP H035702B2 JP 57229929 A JP57229929 A JP 57229929A JP 22992982 A JP22992982 A JP 22992982A JP H035702 B2 JPH035702 B2 JP H035702B2
- Authority
- JP
- Japan
- Prior art keywords
- terminal
- center
- interrupt
- interrupt request
- pulse
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Small-Scale Networks (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP22992982A JPS59122256A (ja) | 1982-12-28 | 1982-12-28 | 割込方式 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP22992982A JPS59122256A (ja) | 1982-12-28 | 1982-12-28 | 割込方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS59122256A JPS59122256A (ja) | 1984-07-14 |
JPH035702B2 true JPH035702B2 (enrdf_load_stackoverflow) | 1991-01-28 |
Family
ID=16899941
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP22992982A Granted JPS59122256A (ja) | 1982-12-28 | 1982-12-28 | 割込方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS59122256A (enrdf_load_stackoverflow) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61224633A (ja) * | 1985-03-29 | 1986-10-06 | Oki Electric Ind Co Ltd | 選択呼出し方法 |
JPH0771088B2 (ja) * | 1987-04-06 | 1995-07-31 | 古河電気工業株式会社 | 多重伝送方式 |
JPH0771090B2 (ja) * | 1987-06-10 | 1995-07-31 | 古河電気工業株式会社 | 多重伝送方式 |
JPH01291547A (ja) * | 1988-05-19 | 1989-11-24 | Nec Corp | データ伝送方式 |
JP2511187B2 (ja) * | 1990-09-06 | 1996-06-26 | ホーチキ株式会社 | 防災監視装置 |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5133530A (ja) * | 1974-08-30 | 1976-03-22 | Yokogawa Electric Works Ltd | Deetabasuseigyohoshiki |
-
1982
- 1982-12-28 JP JP22992982A patent/JPS59122256A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS59122256A (ja) | 1984-07-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CA1252904A (en) | Automatic i/o address assignment | |
US4639889A (en) | System for controlling communication between a main control assembly and programmable terminal units | |
US4999769A (en) | System with plural clocks for bidirectional information exchange between DMA controller and I/O devices via DMA bus | |
US4156277A (en) | Access request mechanism for a serial data input/output system | |
US4322793A (en) | Communication controller transparently integrated into a host CPU | |
EP0153838B1 (en) | Method of efficiently and simultaneously transmitting both isochronous and nonisochronous data in a computer network | |
US3810103A (en) | Data transfer control apparatus | |
US5584033A (en) | Apparatus and method for burst data transfer employing a pause at fixed data intervals | |
US5159684A (en) | Data communication interface integrated circuit with data-echoing and non-echoing communication modes | |
US6934823B2 (en) | Method and apparatus for handling memory read return data from different time domains | |
US6149058A (en) | Chip card reader with fast transmission protocol | |
JPS59127133A (ja) | デ−タ伝送方式 | |
EP0883066B1 (en) | Serial data transmission between data processing apparatus and an external storage apparatus | |
EP0288650B1 (en) | Protocol and apparatus for a control link between a control unit and several devices | |
JPH088779A (ja) | ステーション及び1個以上のポータブル・オブジェクト間での遠隔会話用装置 | |
JPH035702B2 (enrdf_load_stackoverflow) | ||
US5978927A (en) | Method and system for measuring a maximum and minimum response time of a plurality of devices on a data bus and adapting the timing of read and write time slots | |
US3688273A (en) | Digital data communication system providing a recirculating poll of a plurality of remote terminal units | |
USRE29246E (en) | Data transfer control apparatus and method | |
GB2140941A (en) | Data communication control system | |
US6408353B1 (en) | Microcomputer having sampling function of retry requesting signal in syncronization with strobe signal | |
SU1290569A1 (ru) | Устройство управлени доступом к общему каналу св зи | |
JP2755242B2 (ja) | エラー通知方式 | |
JP2653269B2 (ja) | マルチアクセス通信装置 | |
US5349621A (en) | Method and circuit arrangement for transmitting data blocks through a bus system |