JPH0353361A - Io control system - Google Patents
Io control systemInfo
- Publication number
- JPH0353361A JPH0353361A JP18940589A JP18940589A JPH0353361A JP H0353361 A JPH0353361 A JP H0353361A JP 18940589 A JP18940589 A JP 18940589A JP 18940589 A JP18940589 A JP 18940589A JP H0353361 A JPH0353361 A JP H0353361A
- Authority
- JP
- Japan
- Prior art keywords
- processor
- designated
- interruption
- dma transfer
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
PURPOSE: To enable an IO device to use plural DMA transfer devices by applying an interruption to a processor designated by a processor ID if no DMA transfer device ID is designated.
CONSTITUTION: When the command information shows the read transfer, an IO controller 6 reads the data out of an IO device 21 connected to the controller 6 and then refers to the DMAID stored in a register 10 when the data is ready. If the DMAID is not designated, an interruption signal INT 18 is activated and an interruption (INT 12 or 13) is applied to a processor 1 or 2 which is designated by a register 7. Receiving this interruption, the processor (CPU 1 to 2) reads the data with an IO instruction of the processor itself. Thus each processor can use the IO device and also the optional one of plural DMA transfer devices.
COPYRIGHT: (C)1991,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP18940589A JPH0353361A (en) | 1989-07-21 | 1989-07-21 | Io control system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP18940589A JPH0353361A (en) | 1989-07-21 | 1989-07-21 | Io control system |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH0353361A true JPH0353361A (en) | 1991-03-07 |
Family
ID=16240733
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP18940589A Pending JPH0353361A (en) | 1989-07-21 | 1989-07-21 | Io control system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0353361A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2006133968A (en) * | 2004-11-04 | 2006-05-25 | Fujitsu Ltd | Information processor |
-
1989
- 1989-07-21 JP JP18940589A patent/JPH0353361A/en active Pending
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2006133968A (en) * | 2004-11-04 | 2006-05-25 | Fujitsu Ltd | Information processor |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH01263760A (en) | Data transfer control method and its circuit for coprocessor | |
JPH0353361A (en) | Io control system | |
JPH04282741A (en) | Control device identification system | |
JPS626367A (en) | Network controller | |
JPH04308917A (en) | Disk controller with cache | |
JPH01261763A (en) | Dma transfer control device | |
JPH04264652A (en) | Dma control system | |
JPS6395547A (en) | History controller for computer system | |
JPS62145345A (en) | Control system for direct memory access interval | |
JPH01219942A (en) | Buffer control system | |
JPH04296957A (en) | Buffer memory controller | |
JPH0224756A (en) | Data transfer system | |
JPS62237519A (en) | Double writing system | |
JPS61262838A (en) | Processing device | |
JPH0333943A (en) | Clock stepping system | |
JPH04225443A (en) | Bus access control system | |
JPH02249052A (en) | Data transfer device | |
JPH0222756A (en) | Dma transfer data width converting device | |
JPS60179866A (en) | Real time operating system | |
JPH0250238A (en) | Data processor with cache memory | |
JPS6217829A (en) | Magnetic disk control system | |
JPH03137745A (en) | Storage device for information processing system | |
JPH0495149A (en) | Input/output control system for computer | |
JPS61127025A (en) | Optical disk controller | |
JPH01276940A (en) | Data transfer controller |