JPH0351300B2 - - Google Patents
Info
- Publication number
- JPH0351300B2 JPH0351300B2 JP59245312A JP24531284A JPH0351300B2 JP H0351300 B2 JPH0351300 B2 JP H0351300B2 JP 59245312 A JP59245312 A JP 59245312A JP 24531284 A JP24531284 A JP 24531284A JP H0351300 B2 JPH0351300 B2 JP H0351300B2
- Authority
- JP
- Japan
- Prior art keywords
- cap
- frame
- caps
- resin
- metal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 229910052751 metal Inorganic materials 0.000 claims description 14
- 239000002184 metal Substances 0.000 claims description 14
- 239000004065 semiconductor Substances 0.000 claims description 9
- 238000000926 separation method Methods 0.000 claims description 3
- 229920005989 resin Polymers 0.000 description 17
- 239000011347 resin Substances 0.000 description 17
- 238000007789 sealing Methods 0.000 description 10
- 239000000758 substrate Substances 0.000 description 5
- 238000004381 surface treatment Methods 0.000 description 5
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 4
- QAOWNCQODCNURD-UHFFFAOYSA-N Sulfuric acid Chemical compound OS(O)(=O)=O QAOWNCQODCNURD-UHFFFAOYSA-N 0.000 description 4
- 238000000034 method Methods 0.000 description 4
- 239000010949 copper Substances 0.000 description 3
- 239000011521 glass Substances 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 3
- 238000007747 plating Methods 0.000 description 3
- 239000004593 Epoxy Substances 0.000 description 2
- 239000004840 adhesive resin Substances 0.000 description 2
- 229920006223 adhesive resin Polymers 0.000 description 2
- 229910052802 copper Inorganic materials 0.000 description 2
- 239000011889 copper foil Substances 0.000 description 2
- 238000005520 cutting process Methods 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000004382 potting Methods 0.000 description 2
- 238000003825 pressing Methods 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 239000000919 ceramic Substances 0.000 description 1
- 230000007797 corrosion Effects 0.000 description 1
- 238000005260 corrosion Methods 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 230000002950 deficient Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000002349 favourable effect Effects 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 238000004806 packaging method and process Methods 0.000 description 1
- 229910000679 solder Inorganic materials 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/02—Containers; Seals
- H01L23/04—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
- H01L23/053—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body
- H01L23/057—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body the leads being parallel to the base
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07 e.g. sealing of a cap to a base of a container
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1515—Shape
- H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/15165—Monolayer substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59245312A JPS61124157A (ja) | 1984-11-20 | 1984-11-20 | 半導体装置用キヤツプ・フレ−ム |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59245312A JPS61124157A (ja) | 1984-11-20 | 1984-11-20 | 半導体装置用キヤツプ・フレ−ム |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61124157A JPS61124157A (ja) | 1986-06-11 |
| JPH0351300B2 true JPH0351300B2 (enrdf_load_stackoverflow) | 1991-08-06 |
Family
ID=17131797
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP59245312A Granted JPS61124157A (ja) | 1984-11-20 | 1984-11-20 | 半導体装置用キヤツプ・フレ−ム |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61124157A (enrdf_load_stackoverflow) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0821641B2 (ja) * | 1987-01-13 | 1996-03-04 | イビデン株式会社 | 半導体装置 |
| JPH0529152U (ja) * | 1992-08-07 | 1993-04-16 | イビデン株式会社 | 電子部品装置 |
-
1984
- 1984-11-20 JP JP59245312A patent/JPS61124157A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS61124157A (ja) | 1986-06-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5652185A (en) | Maximized substrate design for grid array based assemblies | |
| CN207781575U (zh) | 经封装的电子装置 | |
| US6376277B2 (en) | Semiconductor package | |
| US6462273B1 (en) | Semiconductor card and method of fabrication | |
| US8071426B2 (en) | Method and apparatus for no lead semiconductor package | |
| US5034350A (en) | Semiconductor device package with dies mounted on both sides of the central pad of a metal frame | |
| US6723585B1 (en) | Leadless package | |
| US5322207A (en) | Method and apparatus for wire bonding semiconductor dice to a leadframe | |
| US20010017410A1 (en) | Mounting multiple semiconductor dies in a package | |
| KR0179920B1 (ko) | 칩 사이즈 패키지의 제조방법 | |
| US6110755A (en) | Method for manufacturing semiconductor device | |
| JPS629639A (ja) | 半導体装置の製造方法 | |
| JP2002050645A (ja) | 半導体装置の製造方法 | |
| US20160035651A1 (en) | Leadless semiconductor package and method | |
| US6475878B1 (en) | Method for singulation of integrated circuit devices | |
| JPH0351300B2 (enrdf_load_stackoverflow) | ||
| US10079162B1 (en) | Method for making lead frames for integrated circuit packages | |
| US20200321228A1 (en) | Method of manufacturing a lead frame, method of manufacturing an electronic apparatus, and electronic apparatus | |
| US8106489B1 (en) | Integrated circuit package and packaging method | |
| JPH08125088A (ja) | リードフレームおよびこのリードフレームを用いた電子部品の製造方法 | |
| JP2000349187A (ja) | 半導体装置及び半導体装置の製造方法 | |
| KR200164519Y1 (ko) | 캡형 멀티 칩 모듈 반도체 패키지 | |
| JPH0770640B2 (ja) | Ｉｃチップの製造方法 | |
| KR100377466B1 (ko) | 반도체패키지용 써킷테이프의 라미네이션 장치 및 그 방법 | |
| KR890003214B1 (ko) | 주석 도금이 된 반도체 제조용 리드 프레임(lead frame)및 그 제조방법 |