JPH0340865B2 - - Google Patents
Info
- Publication number
- JPH0340865B2 JPH0340865B2 JP7035384A JP7035384A JPH0340865B2 JP H0340865 B2 JPH0340865 B2 JP H0340865B2 JP 7035384 A JP7035384 A JP 7035384A JP 7035384 A JP7035384 A JP 7035384A JP H0340865 B2 JPH0340865 B2 JP H0340865B2
- Authority
- JP
- Japan
- Prior art keywords
- partial
- sign
- circuit
- quotient
- register
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/49—Computations with a radix, other than binary, 8, 16 or decimal, e.g. ternary, negative or imaginary radices, mixed radix non-linear PCM
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/52—Multiplying; Dividing
- G06F7/535—Dividing only
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/52—Multiplying; Dividing
- G06F7/535—Dividing only
- G06F7/537—Reduction of the number of iteration steps or stages, e.g. using the Sweeny-Robertson-Tocher [SRT] algorithm
- G06F7/5375—Non restoring calculation, where each digit is either negative, zero or positive, e.g. SRT
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computational Mathematics (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Nonlinear Science (AREA)
Priority Applications (9)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59070353A JPS60214037A (ja) | 1984-04-09 | 1984-04-09 | 高基数非回復型除算器 |
| CA000477910A CA1231455A (en) | 1984-04-09 | 1985-03-29 | Nonrestoring divider |
| US06/719,014 US4722069A (en) | 1984-04-09 | 1985-04-02 | Nonrestoring divider |
| AU40738/85A AU553078B2 (en) | 1984-04-09 | 1985-04-02 | Nonrestoring divider |
| EP85302455A EP0158530B1 (en) | 1984-04-09 | 1985-04-04 | Nonrestoring divider |
| DE8585302455T DE3585334D1 (de) | 1984-04-09 | 1985-04-04 | Dividierer ohne rueckstellung. |
| BR8501629A BR8501629A (pt) | 1984-04-09 | 1985-04-08 | Aparelho divisor |
| ES542032A ES8609768A1 (es) | 1984-04-09 | 1985-04-08 | Un aparato divisor electronico,con circuiteria simplificada |
| KR8502374A KR890003321B1 (en) | 1984-04-09 | 1985-04-09 | Anti recovery divider |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59070353A JPS60214037A (ja) | 1984-04-09 | 1984-04-09 | 高基数非回復型除算器 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS60214037A JPS60214037A (ja) | 1985-10-26 |
| JPH0340865B2 true JPH0340865B2 (enExample) | 1991-06-20 |
Family
ID=13428978
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP59070353A Granted JPS60214037A (ja) | 1984-04-09 | 1984-04-09 | 高基数非回復型除算器 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS60214037A (enExample) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5031138A (en) * | 1990-06-04 | 1991-07-09 | International Business Machines Corporation | Improved ratio decoder for use in a non-restoring binary division circuit |
-
1984
- 1984-04-09 JP JP59070353A patent/JPS60214037A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS60214037A (ja) | 1985-10-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5500812A (en) | Multiplication circuit having rounding function | |
| US4722069A (en) | Nonrestoring divider | |
| KR20010014992A (ko) | 고차 기수 제산기 및 그 방법 | |
| CA1332196C (en) | Radix-16 divider using overlapped quotient bit selection and concurrent quotient rounding and correction | |
| US5132925A (en) | Radix-16 divider using overlapped quotient bit selection and concurrent quotient rounding and correction | |
| Nikmehr et al. | Fast decimal floating-point division | |
| US8060551B2 (en) | Method and apparatus for integer division | |
| CN100524201C (zh) | 用于实现2的幂的浮点估计的装置与方法 | |
| US6182100B1 (en) | Method and system for performing a logarithmic estimation within a data processing system | |
| US4110831A (en) | Method and means for tracking digit significance in arithmetic operations executed on decimal computers | |
| JP4273071B2 (ja) | 除算・開平演算器 | |
| US5818745A (en) | Computer for performing non-restoring division | |
| US4979141A (en) | Technique for providing a sign/magnitude subtraction operation in a floating point computation unit | |
| JPH02294731A (ja) | 浮動小数点数演算処理装置及び除数倍数生成装置 | |
| EP0472030A2 (en) | Method and apparatus for modifying two's complement multiplier to perform unsigned magnitude multiplication | |
| JPH0340865B2 (enExample) | ||
| GB882751A (en) | Error detection system | |
| US7051062B2 (en) | Apparatus and method for adding multiple-bit binary-strings | |
| US6631393B1 (en) | Method and apparatus for speculative addition using a limited carry | |
| KR20060078258A (ko) | 가변 진법 나눗셈 연산기 | |
| JP2991788B2 (ja) | 復号器 | |
| JPH0366694B2 (enExample) | ||
| JP2608090B2 (ja) | 高基数非回復型除算装置 | |
| JPH0887399A (ja) | 冗長なシフト数予測とシフト誤り補正を用いた正規化装置 | |
| JP2908231B2 (ja) | ベクトル演算装置 |