JPH0338665B2 - - Google Patents

Info

Publication number
JPH0338665B2
JPH0338665B2 JP56009333A JP933381A JPH0338665B2 JP H0338665 B2 JPH0338665 B2 JP H0338665B2 JP 56009333 A JP56009333 A JP 56009333A JP 933381 A JP933381 A JP 933381A JP H0338665 B2 JPH0338665 B2 JP H0338665B2
Authority
JP
Japan
Prior art keywords
output
circuit
signal
charging
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP56009333A
Other languages
English (en)
Japanese (ja)
Other versions
JPS57123579A (en
Inventor
Takashi Takesono
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sanyo Electric Co Ltd
Original Assignee
Sanyo Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sanyo Electric Co Ltd filed Critical Sanyo Electric Co Ltd
Priority to JP56009333A priority Critical patent/JPS57123579A/ja
Publication of JPS57123579A publication Critical patent/JPS57123579A/ja
Publication of JPH0338665B2 publication Critical patent/JPH0338665B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B27/00—Editing; Indexing; Addressing; Timing or synchronising; Monitoring; Measuring tape travel
    • G11B27/10—Indexing; Addressing; Timing or synchronising; Measuring tape travel
    • G11B27/19—Indexing; Addressing; Timing or synchronising; Measuring tape travel by using information detectable on the record carrier
    • G11B27/22—Means responsive to presence or absence of recorded information signals

Landscapes

  • Signal Processing For Digital Recording And Reproducing (AREA)
  • Indexing, Searching, Synchronizing, And The Amount Of Synchronization Travel Of Record Carriers (AREA)
JP56009333A 1981-01-23 1981-01-23 Eliminating circuit for pop noise Granted JPS57123579A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56009333A JPS57123579A (en) 1981-01-23 1981-01-23 Eliminating circuit for pop noise

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56009333A JPS57123579A (en) 1981-01-23 1981-01-23 Eliminating circuit for pop noise

Publications (2)

Publication Number Publication Date
JPS57123579A JPS57123579A (en) 1982-08-02
JPH0338665B2 true JPH0338665B2 (en:Method) 1991-06-11

Family

ID=11717538

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56009333A Granted JPS57123579A (en) 1981-01-23 1981-01-23 Eliminating circuit for pop noise

Country Status (1)

Country Link
JP (1) JPS57123579A (en:Method)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0250834U (en:Method) * 1988-09-29 1990-04-10

Also Published As

Publication number Publication date
JPS57123579A (en) 1982-08-02

Similar Documents

Publication Publication Date Title
JPS5856198B2 (ja) 半導体記憶装置
US4019070A (en) Circuit for setting an initial state after connection of a power supply
JPH0338665B2 (en:Method)
EP0582289B1 (en) Transistor circuit for holding peak/bottom level of signal
JPH035096B2 (en:Method)
JPH0133052B2 (en:Method)
JP3211881B2 (ja) 半導体記憶装置
JP2000241565A (ja) タイマ回路
JPH0422443Y2 (en:Method)
JPH0351334B2 (en:Method)
JP3030623B2 (ja) 入力信号の変化検出回路
JPH0156568B2 (en:Method)
US6677785B1 (en) Power level detection circuit
JPS6132737B2 (en:Method)
JPH0333944Y2 (en:Method)
JPH0616582B2 (ja) リセツト回路
JPS6312582Y2 (en:Method)
JP2591340B2 (ja) 半導体集積回路装置
JP2567112B2 (ja) ワンショット・パルス発生回路
JPH0537321A (ja) 出力回路
JPS63119323A (ja) 絶縁ゲ−ト型出力バツフア回路
KR20240073562A (ko) 기준 펄스폭 이상의 펄스 신호를 래치시키기 위한 회로 장치
JPS59172813A (ja) ミユ−テイング制御信号発生回路
JP2648040B2 (ja) 基板電位供給回路
JP2836235B2 (ja) クロック発生制御回路