JPH0337768B2 - - Google Patents

Info

Publication number
JPH0337768B2
JPH0337768B2 JP58076454A JP7645483A JPH0337768B2 JP H0337768 B2 JPH0337768 B2 JP H0337768B2 JP 58076454 A JP58076454 A JP 58076454A JP 7645483 A JP7645483 A JP 7645483A JP H0337768 B2 JPH0337768 B2 JP H0337768B2
Authority
JP
Japan
Prior art keywords
potential
mosfet
logic
substrate
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP58076454A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59201526A (ja
Inventor
Hideji Koike
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Shibaura Electric Co Ltd filed Critical Tokyo Shibaura Electric Co Ltd
Priority to JP58076454A priority Critical patent/JPS59201526A/ja
Publication of JPS59201526A publication Critical patent/JPS59201526A/ja
Publication of JPH0337768B2 publication Critical patent/JPH0337768B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/0944—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET
    • H03K19/0948—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET using CMOS or complementary insulated gate field-effect transistors

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Electronic Switches (AREA)
  • Logic Circuits (AREA)
JP58076454A 1983-04-30 1983-04-30 Ｃｍｏｓ論理回路 Granted JPS59201526A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58076454A JPS59201526A (ja) 1983-04-30 1983-04-30 Ｃｍｏｓ論理回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58076454A JPS59201526A (ja) 1983-04-30 1983-04-30 Ｃｍｏｓ論理回路

Publications (2)

Publication Number Publication Date
JPS59201526A JPS59201526A (ja) 1984-11-15
JPH0337768B2 true JPH0337768B2 (enExample) 1991-06-06

Family

ID=13605593

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58076454A Granted JPS59201526A (ja) 1983-04-30 1983-04-30 Ｃｍｏｓ論理回路

Country Status (1)

Country Link
JP (1) JPS59201526A (enExample)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4439031B2 (ja) 1999-04-15 2010-03-24 株式会社ルネサステクノロジ 半導体装置

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5929025B2 (ja) * 1975-12-08 1984-07-17 ソニー株式会社 テレビシンゴウノジユシン オヨビ キロクソウチ

Also Published As

Publication number Publication date
JPS59201526A (ja) 1984-11-15

Similar Documents

Publication Publication Date Title
US4890017A (en) CMOS-BiCMOS gate circuit
US4816705A (en) Bi-CMOS logic circuit
KR920006014B1 (ko) 입력버퍼 및 임계전압 증가방법
JPH03235517A (ja) スイッチ回路
JPS62120121A (ja) Ｃｍｏｓ出力ドライブ回路
JP2796833B2 (ja) 出力段の電流を防止するフィードバックを有する高速論理回路
US4468574A (en) Dual gate CMOS transistor circuits having reduced electrode capacitance
EP0383554B1 (en) BiMOS tri-state output buffer
JP4023850B2 (ja) 半導体装置
US4092548A (en) Substrate bias modulation to improve mosfet circuit performance
US4490632A (en) Noninverting amplifier circuit for one propagation delay complex logic gates
KR880004589A (ko) 기판바이어스 전압발생기를 구비한 상보형 집적회로 배열
EP0562719B1 (en) An integrated circuit device made by compound semiconductor
JP3179059B2 (ja) バス制御バッファー増幅器
JPH0337768B2 (enExample)
JPS5937585B2 (ja) 相補性ｍｉｓ論理回路
US3745370A (en) Charge circuit for field effect transistor logic gate
JPH11150449A (ja) ヒステリシス入力回路
JP2937349B2 (ja) 半導体集積回路
CA1118504A (en) Buffer circuit including bootstrap capacitance driver
JPH0257345B2 (enExample)
JPS60223322A (ja) Ｃｍｏｓ半導体集積回路装置
CA1244529A (en) Depletion mode fet logic system
US5600268A (en) Gate circuit of combined field-effect and bipolar transistors
JP2939275B2 (ja) 半導体集積回路装置