JPH0335756B2 - - Google Patents
Info
- Publication number
- JPH0335756B2 JPH0335756B2 JP62029300A JP2930087A JPH0335756B2 JP H0335756 B2 JPH0335756 B2 JP H0335756B2 JP 62029300 A JP62029300 A JP 62029300A JP 2930087 A JP2930087 A JP 2930087A JP H0335756 B2 JPH0335756 B2 JP H0335756B2
- Authority
- JP
- Japan
- Prior art keywords
- current
- gate
- circuit
- memory cell
- memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Superconductor Devices And Manufacturing Methods Thereof (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62029300A JPS63197097A (ja) | 1987-02-10 | 1987-02-10 | ジヨゼフソン・メモリ駆動回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62029300A JPS63197097A (ja) | 1987-02-10 | 1987-02-10 | ジヨゼフソン・メモリ駆動回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS63197097A JPS63197097A (ja) | 1988-08-15 |
| JPH0335756B2 true JPH0335756B2 (enExample) | 1991-05-29 |
Family
ID=12272383
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP62029300A Granted JPS63197097A (ja) | 1987-02-10 | 1987-02-10 | ジヨゼフソン・メモリ駆動回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS63197097A (enExample) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6154044A (en) * | 1998-11-20 | 2000-11-28 | Trw Inc. | Superconductive logic gate and random access memory |
-
1987
- 1987-02-10 JP JP62029300A patent/JPS63197097A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS63197097A (ja) | 1988-08-15 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS645768B2 (enExample) | ||
| US4974205A (en) | Josephson memory and read/write circuit | |
| JPH0114739B2 (enExample) | ||
| JPS6257191A (ja) | デイジタル信号遅延用回路装置 | |
| JPS63197097A (ja) | ジヨゼフソン・メモリ駆動回路 | |
| KR870003505A (ko) | 반도체 기억장치 | |
| JPH0335753B2 (enExample) | ||
| US3355725A (en) | Information storage matrix | |
| JP2866418B2 (ja) | メモリカード | |
| US7058832B2 (en) | Idle power reduction for state machines | |
| JPH02503848A (ja) | プログラマブル回路装置 | |
| GB1371597A (en) | Bubble domain memory system | |
| JPS61194909A (ja) | デイジタル信号遅延用回路装置 | |
| JP2548911B2 (ja) | テスト回路を備えたプログラマブル・ロジツク・デバイス | |
| JP2723172B2 (ja) | 超伝導連想メモリセル及びこれを用いた超伝導連想メモリ | |
| JP2000137567A (ja) | キースイッチ回路 | |
| JPH05344184A (ja) | 回線接続部監視回路 | |
| SU879564A1 (ru) | Устройство дл контрол программ | |
| JPH0218494B2 (enExample) | ||
| JPH0335757B2 (enExample) | ||
| JPS61145792A (ja) | 記憶回路 | |
| JPH04326151A (ja) | バッファ制御回路 | |
| JPH06259966A (ja) | 半導体記憶装置 | |
| JPH0659823A (ja) | 改良型ミラードアレイディスク及びそのデータ入出力方式 | |
| JPS59112515A (ja) | スイツチ入力回路 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| EXPY | Cancellation because of completion of term |