JPH03286546A - Surface light/voltage measurement device - Google Patents

Surface light/voltage measurement device

Info

Publication number
JPH03286546A
JPH03286546A JP2087983A JP8798390A JPH03286546A JP H03286546 A JPH03286546 A JP H03286546A JP 2087983 A JP2087983 A JP 2087983A JP 8798390 A JP8798390 A JP 8798390A JP H03286546 A JPH03286546 A JP H03286546A
Authority
JP
Japan
Prior art keywords
light
transparent electrode
wafer
semiconductor
voltage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2087983A
Other languages
Japanese (ja)
Inventor
Seiichi Iwamatsu
誠一 岩松
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seiko Epson Corp
Original Assignee
Seiko Epson Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko Epson Corp filed Critical Seiko Epson Corp
Priority to JP2087983A priority Critical patent/JPH03286546A/en
Publication of JPH03286546A publication Critical patent/JPH03286546A/en
Pending legal-status Critical Current

Links

Landscapes

  • Testing Of Individual Semiconductor Devices (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)

Abstract

PURPOSE:To obtain a completely non-destructive surface photo voltage measurement by installing a transparent electrode at a position which is away from a semiconductor substrate surface and emitting chopped light through the transparent electrode onto the semiconductor surface. CONSTITUTION:A light 1' from a light source 1 is projected on a surface of an Si wafer 6 through a filter 2 and a light.chopper 3 and then through a transparent electrode which consists of an ITO film 5 which is formed on one main surface such as crystal and glass which are approximately 1mm thick. A prober consisting of the crystal 4 and the ITO film 5 can be installed approximately 10mum-10mm away from the Si wafer 6. Electric charge which is induced on a surface of the Si wafer 6 is synchronized with the light.chopper 3 due to capacitive coupling and is measured by a lock.in.amplifier 7. Also, voltage is applied to the probe by a DC voltage power supply 8 and an interface level density, the amount of electric charge within a semiconductor surface insulation film, the life.time, the diffusion length, the rare metal smear amount, or Denveled Zone depth is measured and calculated.

Description

【発明の詳細な説明】 [産業上の利用分野] 本発明は、半導体の界面単位密度2表面絶縁膜中電荷量
、7′イア◆タイム、拡散長、 DenudedZOn
θ深さ及び重金属汚染量を測定する5pv(Surfa
ce Photo Voltage )  測定装置の
グローブ構造に関する。
[Detailed Description of the Invention] [Industrial Application Field] The present invention relates to the interfacial unit density of a semiconductor, the amount of charge in the surface insulating film, the 7'ia◆time, the diffusion length, DenudedZOn
5 pv (Surfa) to measure θ depth and heavy metal contamination amount.
ce Photo Voltage) Regarding the glove structure of the measuring device.

[従来の技術] 従来、SPV法として、L 、 、Ta5trzebs
ki 。
[Prior art] Conventionally, as the SPV method, L, , Ta5trzebs
ki.

” Nondestrnctive real−tim
e monitoringof heauy meta
l contomination andeffici
ency of 1nternal gette、ri
ngduring工Cprocessing by s
urfacephotovoltaga  techn
iqul ”The 工nternational  
conference   on  5cience 
 andTechnology  cf  Defec
t  0ontr、oユlin  Sem1con4u
ctor   5ept 1989.Yokohama
 。
” Non-destructive real-time
e monitoring of heauy meta
l contamination and deficiencies
ency of internal gette,ri
ngduring 工processing by s
surface photo voltage technology
iqul ”The engineering international
conference on 5science
andTechnology cf Defec
t 0ontr, oyulin Sem1con4u
ctor 5ept 1989. Yokohama
.

Japan及び、 Emit Kamieniecki
、 ”Surfacecharge analysis
:Anbi method to charactev
ize semiconductor /1nsu’1
atorstructures applicatio
n to 5ilicon 10xidθsyst1m
   llClectrochemical 5oci
ety、  工nC′θFicrst 工nterna
tional Symposium on (lean
ingTechnology inSemicondu
ctor Device Manufacturing
Ooctober 15−20、1989 )oに提案
された如く、マイカ等の絶縁体上に透明電極を付けたプ
ロ−プを半導体に接触させ、前記透明たプローブを通し
てチョッピングされた光を半導体表面から照射して、誘
起されて来る電荷による電圧を容量結合によりロックイ
ンアンプを通して測定すると云う方法が用いられていた
Japan and Emit Kamieniecki
, ”Surface charge analysis
:Anbi method to character
ize semiconductor /1nsu'1
atorstructures application
n to 5ilicon 10xidθsyst1m
llElectrochemical 5oci
ety, 工nC′θFicrst 工interna
tional Symposium on (lean
ingTechnology inSemicondu
ctorDevice Manufacturing
As proposed in October 15-20, 1989), a probe with a transparent electrode attached to an insulator such as mica is brought into contact with the semiconductor, and chopped light is irradiated from the semiconductor surface through the transparent probe. Therefore, a method was used in which the voltage due to the induced charges was measured through a lock-in amplifier using capacitive coupling.

[発明が解決しようとする課題] しかし、上記従来技術によると、プローブが半導体表面
に接触し、完全な非破壊テストではたく、半導体表面や
プローブ表面を汚染すると云う課題があった。
[Problems to be Solved by the Invention] However, according to the above-mentioned prior art, there is a problem in that the probe comes into contact with the semiconductor surface, which does not allow for a complete non-destructive test, and contaminates the semiconductor surface and the probe surface.

本発明は、かかる従来技術の課題を解決し、完全に非破
壊なspv測定装置を提供する事を目的とする。
The present invention aims to solve the problems of the prior art and to provide a completely non-destructive spv measuring device.

[課題を解決するための手段] 上記課題を解決するために、本発明は表面光電圧測定装
置に関し、半導体基板表面から離間した位置に透明電極
を設置し、該透明電極を通してチョッピングされた光を
前記半導体表面に照射し、誘起された電荷による電位を
容量結合によりロック・イン・アンプを通して測定する
手段を取る。
[Means for Solving the Problems] In order to solve the above problems, the present invention relates to a surface optical voltage measuring device, in which a transparent electrode is installed at a position spaced apart from the surface of a semiconductor substrate, and the chopped light is transmitted through the transparent electrode to the A method is used to irradiate the semiconductor surface and measure the potential due to the induced charges through a lock-in amplifier using capacitive coupling.

[実施例] 以下、実施例により本発明を詳述する。[Example] Hereinafter, the present invention will be explained in detail with reference to Examples.

第1図は、本発明の一実施例を示す表面光電圧測定装置
のシステム・ブロック・ダイアグラムである。すたわち
、光源1からの光1′はフィルター2及びライト・チョ
ッパ3を通して、1厘厚程度の石英、ガラス等の一生面
(表面又は裏面)に形成された、工To膜5から戊る透
明電極を通過させてSiウェーハ6の表面に照射する。
FIG. 1 is a system block diagram of a surface optical voltage measuring device showing one embodiment of the present invention. That is, the light 1' from the light source 1 passes through the filter 2 and the light chopper 3, and is passed through the engineered To film 5 formed on the surface (front or back surface) of quartz, glass, etc. about 1 cm thick. The light passes through a transparent electrode and irradiates the surface of the Si wafer 6.

前記石英4及び工To膜5から戊るブローμは、Siウ
ェーハ6から10μm〜IDwa程度離間して設置でき
る様にしておく。Siウェーハ60表面に誘起された電
荷は、容量結合によりライト・チョッパー5と同期して
ロック・イン・アンプ7により測定される。又、プロー
ブにDC電圧を印加する場合には、Ov〜1000V程
度のDC電圧電源8により印加され、該DC電圧信号と
前記ロック・イン・アンプからの信号はデータ処理ユニ
ットにより処理され、界面準位密度、半導体表面絶縁膜
中電荷量、ライフ・タイム、拡散長2重金属汚染量ある
いはDenveled Zonθ深さとして計測、算出
される事となる。
The blow μ formed from the quartz 4 and the To film 5 is arranged so as to be spaced apart from the Si wafer 6 by about 10 μm to IDwa. The charge induced on the surface of the Si wafer 60 is measured by the lock-in amplifier 7 in synchronization with the light chopper 5 due to capacitive coupling. In addition, when applying a DC voltage to the probe, it is applied by a DC voltage power source 8 of about Ov to 1000V, and the DC voltage signal and the signal from the lock-in amplifier are processed by a data processing unit and interface standard. It is measured and calculated as the potential density, the amount of charge in the semiconductor surface insulating film, the life time, the diffusion length, the amount of double heavy metal contamination, or the Denveled Zone θ depth.

[発明の効果] 本発明によると、プローブが半導体表面に接触する事が
ない為に、プローブ表面や半導体表面が汚染される事な
く完全に清浄た状態で測定する事ができ、プローブに寿
命が来たりする様た事も無く、正確た測定値が得られる
等の効果がある。
[Effects of the Invention] According to the present invention, since the probe does not come into contact with the semiconductor surface, measurement can be performed in a completely clean state without contaminating the probe surface or the semiconductor surface, and the life of the probe can be extended. This has the advantage that accurate measurement values can be obtained without causing any problems.

6・・・・・・・・・ライト・チョッパー4・・・・・
・・・・石英(ガラス・マイラー)5・・・・・・・・
・工TO膜 6・・・・・・・・・S1ウエーハ(半導体基板)7・
・・・・・・・・ロック・インOアンプ8・・・・・・
・・・DC電圧電源 9・・・・・・・・・データ処理ユニット以上
6...Light Chopper 4...
...Quartz (glass/mylar) 5...
・TO film 6...S1 wafer (semiconductor substrate) 7・
......Lock-in O amplifier 8...
...DC voltage power supply 9... Data processing unit or higher

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本発明の一実施例を示す表面光電圧測定装置の
システム・ブロック・ダイヤグラムである。 1・・・・−・・・・光 源 1′・・・・・・光
FIG. 1 is a system block diagram of a surface optical voltage measuring device showing one embodiment of the present invention. 1...--...Light source 1'...Light

Claims (1)

【特許請求の範囲】[Claims]  半導体基板表面から離間した位置に透明電極を設置し
、該透明電極を通して、チョッピングされた光を前記半
導体表面に照射して誘起された電荷による電位を容量結
合によりロック・イン・アンプを通して測定する事を特
徴とする表面光・電圧測定装置。
A transparent electrode is installed at a distance from the surface of the semiconductor substrate, and the semiconductor surface is irradiated with chopped light through the transparent electrode, and the potential due to the induced charges is measured through a lock-in amplifier by capacitive coupling. A surface light/voltage measuring device featuring:
JP2087983A 1990-04-02 1990-04-02 Surface light/voltage measurement device Pending JPH03286546A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2087983A JPH03286546A (en) 1990-04-02 1990-04-02 Surface light/voltage measurement device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2087983A JPH03286546A (en) 1990-04-02 1990-04-02 Surface light/voltage measurement device

Publications (1)

Publication Number Publication Date
JPH03286546A true JPH03286546A (en) 1991-12-17

Family

ID=13930054

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2087983A Pending JPH03286546A (en) 1990-04-02 1990-04-02 Surface light/voltage measurement device

Country Status (1)

Country Link
JP (1) JPH03286546A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104931803A (en) * 2015-07-01 2015-09-23 清华大学 Real-time measuring system for changes of an electric potential on the surface of an insulating material

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104931803A (en) * 2015-07-01 2015-09-23 清华大学 Real-time measuring system for changes of an electric potential on the surface of an insulating material
CN104931803B (en) * 2015-07-01 2017-08-11 清华大学 A kind of insulating materials surface potential variation real-time measurement system

Similar Documents

Publication Publication Date Title
CN109187647A (en) A kind of chiral molecules detection module based on Hall effect
JP2004111911A (en) Device and method for measuring film thickness, and device and method for measuring relative dielectric constant
JPH03286546A (en) Surface light/voltage measurement device
CN110763434B (en) Homogeneity detection device of polycrystalline silicon thin layer
JP2685425B2 (en) Liquid crystal element evaluation method
JP3730289B2 (en) Defect measuring method and apparatus for semiconductor wafer
JPH07240450A (en) Method for measuring carrier life
JP3736749B2 (en) Method for measuring resistivity of semiconductor wafer
JPS6113638A (en) Inspection for surface configuration of semiconductor device
JP2000150603A (en) Method for inspecting semiconductor wafer for crystal defect
JP2850856B2 (en) Interface analysis method
JP2588110Y2 (en) Objective lens
JPS61173171A (en) Method for measuring resistivity of semiconductor wafer
JPS6242537Y2 (en)
JP2523878B2 (en) Semiconductor device evaluation equipment
SU834629A1 (en) Magnetic field induction measuring method
JP2883593B2 (en) Liquid crystal device evaluation device
JPH02230698A (en) Plasma measurement procedure
JP3055645B2 (en) Suction type particle measurement method
JP3625058B2 (en) Semiconductor wafer thickness measuring device and semiconductor wafer flatness measuring device
JP2563958B2 (en) LCD display inspection device
JPH04289442A (en) Lifetime measuring method
JPS63293936A (en) Electron beam testing method and electron beam tester
JP2003504597A (en) Apparatus and method for determining copper content in silicon by transient ion drift (DIT)
JP2011169615A (en) Quasi-electrostatic field analyzer and quasi-electrostatic field analysis method