JPH03261145A - Method of flattening surface of semiconductor device - Google Patents

Method of flattening surface of semiconductor device

Info

Publication number
JPH03261145A
JPH03261145A JP6053490A JP6053490A JPH03261145A JP H03261145 A JPH03261145 A JP H03261145A JP 6053490 A JP6053490 A JP 6053490A JP 6053490 A JP6053490 A JP 6053490A JP H03261145 A JPH03261145 A JP H03261145A
Authority
JP
Japan
Prior art keywords
film
sog film
sog
solvent
dried
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP6053490A
Other languages
Japanese (ja)
Inventor
Takeshi Fukuda
猛 福田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP6053490A priority Critical patent/JPH03261145A/en
Publication of JPH03261145A publication Critical patent/JPH03261145A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To provide a device with a flat top surface in desired thickness by applying two SOG films, or one SOG film with solvent. CONSTITUTION:A first SOG(spin on glass) 3 is applied to a substrate 1 covered with an insulating film 2 and dried by evaporating the solvent in it. A second SOG film or solvent 4 is applied to the dried first SOG film 3' so that the former and the latter react to form a reaction product 4'. After the product 4' is removed, the SOG film 3' is heat-treated to form an SiO2 film 5. In this manner, it is possible to provide a device with a flat top surface in desired thickness.

Description

【発明の詳細な説明】 〔概要〕 本発明は、高集積半導体装置の多層配線の製造方法に関
する関し。
DETAILED DESCRIPTION OF THE INVENTION [Summary] The present invention relates to a method for manufacturing multilayer wiring for highly integrated semiconductor devices.

多層配線の層間絶縁層の表面の平坦化を目的とし 絶縁膜で被覆された基板上に、第1のSOG膜を塗布す
る工程と、該第1のSOG膜の溶剤を揮発させて、該第
1のSOG膜を乾燥した第1の5ockに変換する工程
と、該乾燥した第1のSOG膜上に第2のSOG膜或い
は溶剤を塗布する工程と、該乾燥した第1のSOG膜に
第2のSOG膜或いは溶剤を浸透させて、第1のSOG
膜と第2のSOG膜との反応物を生成する工程と、該反
応物を除去し、残った該乾燥した第1のsocgを熱処
理して、 5in2膜に変換する工程とを含むように構
成する。
A step of applying a first SOG film on a substrate covered with an insulating film for the purpose of planarizing the surface of an interlayer insulating layer of a multilayer wiring, and a step of evaporating the solvent of the first SOG film to form a first SOG film. a step of converting a first SOG film into a dry first 5ock; a step of applying a second SOG film or a solvent on the dry first SOG film; The second SOG film or solvent is penetrated into the first SOG film.
The method is configured to include a step of generating a reactant between the membrane and the second SOG membrane, and a step of removing the reactant and heat-treating the remaining dried first SOG film to convert it into a 5in2 membrane. do.

〔産業上の利用分野〕[Industrial application field]

本発明は、高集積半導体装置の多層配線の製造方法に関
する関する。
The present invention relates to a method for manufacturing multilayer wiring for highly integrated semiconductor devices.

近年、半導体装置の高集積化に伴い、多層配線の構造も
益々複雑化、高層化している。
In recent years, as semiconductor devices have become highly integrated, the structure of multilayer wiring has become increasingly complex and high-rise.

このため、配線層、絶縁層の平坦化がより重要な技術と
して必要になってきた。
For this reason, planarization of wiring layers and insulating layers has become a more important technique.

〔従来の技術〕[Conventional technology]

第3図は従来例の説明図である。 FIG. 3 is an explanatory diagram of a conventional example.

図において、11はSingM!、 12はso+4で
ある。
In the figure, 11 is SingM! , 12 is so+4.

従来、眉間絶縁膜の表面の平坦化の一方法として、 S
OG膜を用いる方法がある。
Conventionally, as a method for flattening the surface of the glabella insulating film, S
There is a method using an OG film.

これは、シリコン(St)の有機化合物を溶剤に溶解し
たものを、スピナー等により半導体等の基板上に形成し
た二酸化シリコン(Sing)膜等の絶縁物上に塗布し
、熱乾燥して2表面にSi0g膜を形成するもので、塗
布した時には粘性の比較的低い溶液のため2表面が滑ら
かに、凹凸のない比較的平坦な面が得られる効果がある
This is done by applying a solution of an organic compound of silicon (St) in a solvent onto an insulating material such as a silicon dioxide (Sing) film formed on a substrate such as a semiconductor using a spinner, etc., and drying it with heat to form two surfaces. It forms a SiOg film on the surface of the surface of the surface, and when applied, since the solution has a relatively low viscosity, the two surfaces are smooth and have the effect of obtaining a relatively flat surface with no irregularities.

〔発明が解決しようとする課題〕[Problem to be solved by the invention]

このSOG膜を塗布する方式は、大小の凹みを埋め込む
方法としては、優れた方法ではあるが、凹部の膜の厚さ
が所望の厚さ以上に厚くなって、その部分にスルーホー
ル等を開口する場合に大きな障害となる場合がある。
Although this method of applying an SOG film is an excellent method for filling small and large dents, the thickness of the film in the recesses becomes thicker than the desired thickness, and through holes etc. are opened in those areas. This can be a major hindrance when doing so.

本発明は、この埋め込み部分の平坦化がR調に所望の厚
さに行われることを目的として提供されるものである。
The present invention is provided for the purpose of flattening this buried portion to a desired thickness in an R-tone.

(課題を解決するための手段〕 第1図は本発明の原理説明図である。(Means for solving problems) FIG. 1 is a diagram explaining the principle of the present invention.

図において、1は基板、2は絶縁膜、3は第1のSOG
膜、3゛は乾燥した第1のSaC膜、4は第2のSOG
膜、4゛は第1のSOG膜と第2のSOG膜。
In the figure, 1 is a substrate, 2 is an insulating film, and 3 is a first SOG.
3 is the dry first SaC film, 4 is the second SOG film
The film 4' is the first SOG film and the second SOG film.

或いは溶剤の反応物、5は5i(h膜である。Alternatively, the solvent reactant 5 is a 5i(h film).

本発明の目的は、第1図(a)に示すように。The object of the present invention is as shown in FIG. 1(a).

埋め込みしたい凹みが1μm以下と小さい場合には、 
 5OGII!!!は数μmの凹みも問題になる。
If the dent you want to fill is small, less than 1μm,
5OGII! ! ! Even a dent of several micrometers becomes a problem.

第1回目のSOG膜を塗布した後、軽いベーキングを行
い溶剤を揮発させた後、  SOG膜またはその溶剤を
再び塗布する。
After applying the first SOG film, a light baking is performed to volatilize the solvent, and then the SOG film or its solvent is applied again.

始めに塗布した1回目のSOG膜の表面は第2のSOG
膜に含まれる溶剤と反応して、溶剤により除去されて、
狭い凹みのところだけが、残ることになる。
The surface of the first SOG film applied at the beginning is the second SOG film.
Reacts with the solvent contained in the membrane and is removed by the solvent,
Only the narrow depression will remain.

即ち1本発明の目的は、第1図(a)に示すように、絶
縁膜2で被覆された基板1上に、第1の5OGII3を
塗布する工程と。
That is, one object of the present invention is to apply a first 5OGII 3 onto a substrate 1 covered with an insulating film 2, as shown in FIG. 1(a).

第1図(b)に示すように、該5OGII13の溶剤を
揮発させて、乾燥した第1の5OGl13 ’ とする
工程と。
As shown in FIG. 1(b), a step of volatilizing the solvent of the 5OGII13 to obtain a dried first 5OGl13'.

第1図(C)に示すように、該乾燥した第1のSOG膜
3゛上に第2のSOG膜或いは溶剤4を塗布する工程と
As shown in FIG. 1(C), a second SOG film or a solvent 4 is applied on the dried first SOG film 3.

第1図(d)に示すように、該乾燥した第1のSOG膜
3゛に第2のSOG膜、或いは溶剤を浸透させて1反応
物4°にする工程と。
As shown in FIG. 1(d), a second SOG film or a solvent is infiltrated into the dried first SOG film 3' to make one reactant 4°.

第1図(e)に示すように、該反応物4.を除去し、残
った該乾燥した第1のSOG膜3′を熱処理して、 S
i0g膜5を形成する工程とを含むことにより遠戚され
る。
As shown in FIG. 1(e), the reactant 4. is removed, and the remaining dried first SOG film 3' is heat-treated to form SOG.
The method is distantly related to the step of forming an i0g film 5.

〔作用〕[Effect]

本発明の手段により、狭い凹みのみが、2回目のSOG
膜塗布、または溶剤の塗布により残るので全体として平
坦化される。
By means of the invention, only narrow depressions can be removed by the second SOG
Since it remains after film coating or solvent coating, it is flattened as a whole.

〔実施例〕〔Example〕

第2図は本発明の一実施例の工程順模式断面図である。 FIG. 2 is a schematic cross-sectional view of an embodiment of the present invention in the order of steps.

図において、6はSi基板、7は第1のSiO□膜8は
第1のSOG膜、8′は乾燥した第1のSOG膜9は第
2のSOG膜、9゛ は第1のSOG膜と第2のSOG
膜の反応物、10は第2の5in2膜である。
In the figure, 6 is the Si substrate, 7 is the first SiO□ film 8 is the first SOG film, 8' is the dried first SOG film 9 is the second SOG film, and 9' is the first SOG film. and second SOG
Membrane reactant 10 is the second 5in2 membrane.

第2図(a)〜(e)の図面にもとすいて9本発明の一
実施例を説明する。
Nine embodiments of the present invention will be described with reference to the drawings in FIGS. 2(a) to 2(e).

第2図(a)に示すように、 5iOz膜上に第1のS
OG膜8をスピナーにより、1.5μmの厚さにSi基
板6上に被覆した傾斜面やピンホールを有する第1の5
in2膜上に塗布する。この時、広い凹み部分には厚く
塗布される。
As shown in Fig. 2(a), the first S
The OG film 8 was coated on the Si substrate 6 to a thickness of 1.5 μm using a spinner, and a first film 5 having an inclined surface and pinholes was coated on the Si substrate 6.
Coat on the in2 film. At this time, a thick layer is applied to the wide recessed areas.

次いで、第2図(b)に示すように、 SOG膜の溶剤
であるエニルセロゾルブ等の溶剤の揮発する温度1例え
ば100″Cで20分間の乾燥を行い、溶剤を除去して
、乾燥した第1のSOG膜8゛とする。
Next, as shown in FIG. 2(b), drying is performed for 20 minutes at a temperature 1, for example, 100"C, at which a solvent such as enyl cellosolve, which is a solvent for the SOG film, evaporates, to remove the solvent, and the dried first film is dried. The SOG film is 8゛.

第1のSi0g膜7のピンホールの上にも厚く第1のS
OG膜8′が形成されている。
A thick layer of first S is also applied over the pinhole of the first Si0g film 7.
An OG film 8' is formed.

第2図(C)に示すように、第2のSOG膜9をスピナ
ーを用いて、1.5μmの厚さに塗布する。
As shown in FIG. 2(C), a second SOG film 9 is applied to a thickness of 1.5 μm using a spinner.

続いて、第2図(d)に示すように、乾燥した第1のS
OG膜8゛に第2のSOG膜9を常温で30分馴染ませ
る。すると、第2のSOG膜9の溶剤が乾燥した第1の
SOG膜8′に徐々に浸透して1表面から軟らかい反応
物を生成していく。
Subsequently, as shown in FIG. 2(d), the dried first S
The second SOG film 9 is allowed to blend into the OG film 8 for 30 minutes at room temperature. Then, the solvent of the second SOG film 9 gradually permeates into the dried first SOG film 8', producing soft reactants from one surface.

この時、広い凹み部分には、第2の5OGWI9が厚く
塗布され、従って、乾燥した第1のSOG膜8゛との反
応量が多くなり、残る第1のSOG膜8゛が薄くなるの
が1本発明のポイントである。
At this time, the second 5OGWI 9 is applied thickly to the wide concave portions, and therefore the amount of reaction with the dried first SOG film 8' increases, causing the remaining first SOG film 8' to become thinner. 1. This is the main point of the present invention.

第2図(e)に示すように、溶剤に浸漬するか溶剤をス
ピナーにより塗布することにより9反応したSOG膜の
反応物9を完全に除去したあと、400°Cで30分間
のベーキングを行い、焼結して、残ったSOG膜8°を
第2のSing膜10に変質させて、滑らかな表面の絶
縁物層を形成する。
As shown in Figure 2(e), after completely removing the reactant 9 of the SOG film by dipping it in a solvent or applying the solvent with a spinner, it was baked at 400°C for 30 minutes. After sintering, the remaining SOG film 8° is transformed into a second Sing film 10 to form an insulating layer with a smooth surface.

こうして出来た表面は、狭い凹みは5iozWAで埋め
られ、広い凹みの部分は5iO1膜の膜厚が厚くならず
、所望の平坦化形状が得られる。
On the surface thus formed, the narrow depressions are filled with 5iozWA, and the 5iO1 film does not become thick in the wide depressions, so that a desired flattened shape can be obtained.

〔発明の効果〕〔Effect of the invention〕

以上説明したように1本発明によれば、 SOG膜を2
度塗布するか、または、 SOG膜を塗布後、更に溶剤
のみを塗布することにより、埋め込みたいピンホール等
の狭い凹みは埋め込んで平坦化し。
As explained above, according to the present invention, the SOG film is
By applying the SOG film twice, or by applying only a solvent after applying the SOG film, narrow dents such as pinholes that you want to fill can be filled and flattened.

更にlei!厚を厚くしたくない素子形成部の凹みは薄
く平坦化したような形状を得ることができる。
More lei! It is possible to obtain a thin and flattened shape for the recesses in the element forming portions where it is not desired to increase the thickness.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本発明の原理説明図。 第2図は本発明の一実施例の工程順模式断面図第3図は
従来例の説明図 である。 図において。 1は基板、      2は絶縁膜。 3は第1のSOG膜 3′は乾燥した第1のSOG膜。 4は第2のSOG膜。 4゛ は第1のSOG膜と第2のSOG膜或いは溶剤の
反応物。 5はSiO2膜     6はSi基板。 7は第1のSi0g膜、  8は第1のSOG膜。 8゛ は乾燥した第1のSOG膜。 9は第2のSOG膜 9゛は第1のSOG膜と第2のSOG膜の反応物。 10は第2のSiO□膜 Aイを日月n肩理言脣−8月B町 第  1  図 ネ足釆仲1の説明図 第  3  団
FIG. 1 is a diagram explaining the principle of the present invention. FIG. 2 is a schematic cross-sectional view of a process order according to an embodiment of the present invention, and FIG. 3 is an explanatory diagram of a conventional example. In fig. 1 is a substrate, 2 is an insulating film. 3 is a first SOG film 3' which is a dried first SOG film. 4 is the second SOG film. 4゛ is a reaction product of the first SOG film and the second SOG film or the solvent. 5 is a SiO2 film and 6 is a Si substrate. 7 is the first Si0g film, and 8 is the first SOG film. 8゛ is the dried first SOG film. 9 is a second SOG film 9' is a reaction product of the first SOG film and the second SOG film. 10 is the second SiO□ film Ai.

Claims (1)

【特許請求の範囲】[Claims]  絶縁膜(2)で被覆された基板(1)上に、第1のス
ピン・オン・グラス(SOG)膜(3)を塗布する工程
と、該第1のSOG膜(3)の溶剤を揮発させて、該第
1のSOG膜を乾燥した第1のSOG膜(3′)に変換
する工程と、該乾燥した第1のSOG膜(3′)上に第
2のSOG膜或いは溶剤(4)を塗布する工程と、該乾
燥した第1のSOG膜(3′)に第2のSOG膜或いは
溶剤を浸透させて、第1のSOG膜と第2のSOG膜と
の反応物を生成する工程と、該反応物(4′)を除去し
、残った該乾燥した第1のSOG膜(3′)を熱処理し
て、二酸化シリコン膜(5)に変換する工程とを含むこ
とを特徴とする半導体装置の表面平坦化方法。
A step of applying a first spin-on-glass (SOG) film (3) on a substrate (1) coated with an insulating film (2), and volatilizing the solvent of the first SOG film (3). and converting the first SOG film into a dry first SOG film (3'), and applying a second SOG film or a solvent (4) on the dry first SOG film (3'). ) and infiltrating the dried first SOG film (3') with a second SOG film or a solvent to generate a reaction product between the first SOG film and the second SOG film. and a step of removing the reactant (4') and heat-treating the remaining dried first SOG film (3') to convert it into a silicon dioxide film (5). A method for flattening the surface of a semiconductor device.
JP6053490A 1990-03-12 1990-03-12 Method of flattening surface of semiconductor device Pending JPH03261145A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP6053490A JPH03261145A (en) 1990-03-12 1990-03-12 Method of flattening surface of semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP6053490A JPH03261145A (en) 1990-03-12 1990-03-12 Method of flattening surface of semiconductor device

Publications (1)

Publication Number Publication Date
JPH03261145A true JPH03261145A (en) 1991-11-21

Family

ID=13145067

Family Applications (1)

Application Number Title Priority Date Filing Date
JP6053490A Pending JPH03261145A (en) 1990-03-12 1990-03-12 Method of flattening surface of semiconductor device

Country Status (1)

Country Link
JP (1) JPH03261145A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6313044B1 (en) 1998-10-29 2001-11-06 Hyundai Electronics Industries Co., Ltd. Methods for forming a spin-on-glass layer
JP2005142527A (en) * 2003-11-04 2005-06-02 Lucent Technol Inc Dielectric layer on substrate and its manufacturing method
JP2007173765A (en) * 2005-11-24 2007-07-05 Tokyo Electron Ltd Substrate processing method, and apparatus therefor

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6313044B1 (en) 1998-10-29 2001-11-06 Hyundai Electronics Industries Co., Ltd. Methods for forming a spin-on-glass layer
JP2005142527A (en) * 2003-11-04 2005-06-02 Lucent Technol Inc Dielectric layer on substrate and its manufacturing method
JP2011119762A (en) * 2003-11-04 2011-06-16 Alcatel-Lucent Usa Inc Dielectric layer on substrate and method of manufacturing the same
JP2007173765A (en) * 2005-11-24 2007-07-05 Tokyo Electron Ltd Substrate processing method, and apparatus therefor

Similar Documents

Publication Publication Date Title
JP3054637B2 (en) Integrated circuit passivation method
JPH01185947A (en) Manufacture of semiconductor device
JPH03261145A (en) Method of flattening surface of semiconductor device
JPS62295437A (en) Forming method for multilayer interconnection
JPH06291202A (en) Manufacture of semiconductor device
JPH0927495A (en) Manufacture of semiconductor device and semiconductor manufacturing apparatus
JPS586306B2 (en) Handout Taisouchino Seizouhouhou
JPH02142162A (en) Semiconductor device and manufacture thereof
JP3328430B2 (en) Method for forming multilayer wiring of semiconductor device
JPS63202939A (en) Manufacture of multilayer interconnection
JPS58135645A (en) Manufacture of semiconductor device
JPH0629400A (en) Semiconductor device and manufacture thereof
JP2001097787A (en) Method for forming flattened film, ceramic substrate, and electronic component
JPH08316120A (en) Resist coating method
JPH02156538A (en) Manufacture of semiconductor device
JPH02188945A (en) Manufacture of semiconductor device
JPS62221119A (en) Formation of through-hole
JPH0611044B2 (en) Method for manufacturing semiconductor device
JPH0372657A (en) Flattened surface film forming method
JPH0494127A (en) Manufacture of semiconductor device
JPH0476920A (en) Manufacture of semiconductor device
JPH02306630A (en) Manufacture of semiconductor device
JPH0534839B2 (en)
JPH03257850A (en) Manufacture of semiconductor device
JPS58165364A (en) Manufacture of three-dimensional circuit element