JPH0317468Y2 - - Google Patents
Info
- Publication number
- JPH0317468Y2 JPH0317468Y2 JP1982161239U JP16123982U JPH0317468Y2 JP H0317468 Y2 JPH0317468 Y2 JP H0317468Y2 JP 1982161239 U JP1982161239 U JP 1982161239U JP 16123982 U JP16123982 U JP 16123982U JP H0317468 Y2 JPH0317468 Y2 JP H0317468Y2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- pulse
- input
- output
- gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Manipulation Of Pulses (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP16123982U JPS58109340U (ja) | 1982-10-25 | 1982-10-25 | 集積回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP16123982U JPS58109340U (ja) | 1982-10-25 | 1982-10-25 | 集積回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58109340U JPS58109340U (ja) | 1983-07-26 |
| JPH0317468Y2 true JPH0317468Y2 (enExample) | 1991-04-12 |
Family
ID=30101933
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP16123982U Granted JPS58109340U (ja) | 1982-10-25 | 1982-10-25 | 集積回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58109340U (enExample) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2605257B2 (ja) * | 1985-07-01 | 1997-04-30 | 日本電気株式会社 | ゲート回路 |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5011152A (enExample) * | 1973-05-28 | 1975-02-05 | ||
| JPS5011153A (enExample) * | 1973-05-29 | 1975-02-05 | ||
| JPS5346555B2 (enExample) * | 1973-11-14 | 1978-12-14 |
-
1982
- 1982-10-25 JP JP16123982U patent/JPS58109340U/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS58109340U (ja) | 1983-07-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4233525A (en) | Electronic circuit for use in a digital circuit which prevents passage of pulses having a pulse width narrower than a predetermined value | |
| EP0558079B1 (en) | Semiconductor memory device with address transition detector | |
| US6847582B2 (en) | Low skew clock input buffer and method | |
| US5070482A (en) | Static random access memory | |
| KR930008577B1 (ko) | 반도체 메모리장치 | |
| US7102932B2 (en) | Input and output buffers having symmetrical operating characteristics and immunity from voltage variations | |
| JPH06150648A (ja) | カラム選択回路 | |
| KR940003408B1 (ko) | 어드레스 천이 검출회로(atd)를 내장한 반도체 메모리 장치 | |
| JP2875199B2 (ja) | ノイズを遮断するアドレスバッファー | |
| US5764591A (en) | Memory device and memory control circuit | |
| JPH0317468Y2 (enExample) | ||
| JP2805466B2 (ja) | メモリのアドレス遷移検出回路 | |
| US6201743B1 (en) | Semiconductor device having delay circuit for receiving read instruction signal | |
| JP2777136B2 (ja) | 半導体集積回路の誤動作防止回路 | |
| US4573145A (en) | Signal transmitting circuit | |
| JP3630847B2 (ja) | ラッチ回路 | |
| US5265064A (en) | Pulse generator circuit arrangement | |
| US5675266A (en) | Signal amplifying device | |
| JPH04229490A (ja) | データ出力ドライバのデータ有効時間を延長する回路 | |
| JPS59117315A (ja) | パルス発生回路 | |
| US5796674A (en) | Signal transition detection circuit | |
| JPH07230692A (ja) | マルチポートメモリ | |
| US5572715A (en) | Architecture and circuits for eliminating skews in PLDs | |
| JPH01116992A (ja) | センス増幅器制御回路 | |
| JP3802529B2 (ja) | ドミノ回路装置 |