JPH03124639U - - Google Patents

Info

Publication number
JPH03124639U
JPH03124639U JP1990032708U JP3270890U JPH03124639U JP H03124639 U JPH03124639 U JP H03124639U JP 1990032708 U JP1990032708 U JP 1990032708U JP 3270890 U JP3270890 U JP 3270890U JP H03124639 U JPH03124639 U JP H03124639U
Authority
JP
Japan
Prior art keywords
wiring board
opening
semiconductor device
semiconductor
cover
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1990032708U
Other languages
English (en)
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1990032708U priority Critical patent/JPH03124639U/ja
Publication of JPH03124639U publication Critical patent/JPH03124639U/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/50Bond wires
    • H10W72/531Shapes of wire connectors
    • H10W72/536Shapes of wire connectors the connected ends being ball-shaped
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/50Bond wires
    • H10W72/531Shapes of wire connectors
    • H10W72/5363Shapes of wire connectors the connected ends being wedge-shaped
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/851Dispositions of multiple connectors or interconnections
    • H10W72/874On different surfaces
    • H10W72/884Die-attach connectors and bond wires
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00Encapsulations, e.g. protective coatings
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00Package configurations
    • H10W90/701Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/731Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors
    • H10W90/734Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors between a chip and a stacked insulating package substrate, interposer or RDL
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00Package configurations
    • H10W90/701Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/751Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
    • H10W90/754Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked insulating package substrate, interposer or RDL

Landscapes

  • Die Bonding (AREA)
JP1990032708U 1990-03-30 1990-03-30 Pending JPH03124639U (enFirst)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1990032708U JPH03124639U (enFirst) 1990-03-30 1990-03-30

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1990032708U JPH03124639U (enFirst) 1990-03-30 1990-03-30

Publications (1)

Publication Number Publication Date
JPH03124639U true JPH03124639U (enFirst) 1991-12-17

Family

ID=31535845

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1990032708U Pending JPH03124639U (enFirst) 1990-03-30 1990-03-30

Country Status (1)

Country Link
JP (1) JPH03124639U (enFirst)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63136655A (ja) * 1986-11-28 1988-06-08 Nec Corp チツプキヤリア
JPH01170027A (ja) * 1987-12-25 1989-07-05 Ricoh Co Ltd 半導体実装方法

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63136655A (ja) * 1986-11-28 1988-06-08 Nec Corp チツプキヤリア
JPH01170027A (ja) * 1987-12-25 1989-07-05 Ricoh Co Ltd 半導体実装方法

Similar Documents

Publication Publication Date Title
JPH03124639U (enFirst)
JPH031540U (enFirst)
JPS61199052U (enFirst)
JPH0279047U (enFirst)
JPS6430848U (enFirst)
JPH01108951U (enFirst)
JPS61182036U (enFirst)
JPS6120058U (ja) 樹脂封止型半導体装置
JPH02101544U (enFirst)
JPH0279046U (enFirst)
JPH0379433U (enFirst)
JPH0476046U (enFirst)
JPS59132641U (ja) 半導体装置用基板
JPH02146437U (enFirst)
JPH0211341U (enFirst)
JPS6424853U (enFirst)
JPS61123544U (enFirst)
JPH01120342U (enFirst)
JPH0231149U (enFirst)
JPS6324846U (enFirst)
JPH0442745U (enFirst)
JPH0247080U (enFirst)
JPS61111160U (enFirst)
JPS6292648U (enFirst)
JPS6420738U (enFirst)