JPH0299422U - - Google Patents

Info

Publication number
JPH0299422U
JPH0299422U JP530189U JP530189U JPH0299422U JP H0299422 U JPH0299422 U JP H0299422U JP 530189 U JP530189 U JP 530189U JP 530189 U JP530189 U JP 530189U JP H0299422 U JPH0299422 U JP H0299422U
Authority
JP
Japan
Prior art keywords
signal
output
detection means
voltage
cpu
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP530189U
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP530189U priority Critical patent/JPH0299422U/ja
Publication of JPH0299422U publication Critical patent/JPH0299422U/ja
Pending legal-status Critical Current

Links

Landscapes

  • Power Sources (AREA)

Description

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本考案に係る停電検出装置の実施例を
示すブロツク回路図、第2図は、同装置の通電時
処理動作を示すフローチヤート、第3図は同装置
の通電から停電までの各信号を示すタイミングチ
ヤート、第4図は同装置の停電時処理動作を示す
フローチヤート、第5図は同装置の停電復帰から
断電までの各信号を示すタイミングチヤート、第
6図a,bは他の実施例における通電時処理動作
を示すフローチヤート、第7図は従来例を示すブ
ロツク回路図、第8図は第7図において停電発生
からのシステム電圧値を示す図、第9図は他の従
来例を示すブロツク回路図である。 符号の説明、1……整流回路、2……分圧回路
、3……電圧検出回路(電圧検出手段)、4……
IC(ボルテージコンパレータ)、5……R−S
フリツプフロツプ回路(二安定マルチバイブレー
タ)、6……CPU。
Fig. 1 is a block circuit diagram showing an embodiment of the power outage detection device according to the present invention, Fig. 2 is a flowchart showing the processing operation of the device during energization, and Fig. 3 is a flowchart showing the process from energization to power outage of the device. Fig. 4 is a flowchart showing the processing operation of the device during a power outage, Fig. 5 is a timing chart showing each signal of the device from recovery from power outage to power outage, and Fig. 6 a, b is a timing chart showing the signals. A flowchart showing the processing operation when power is applied in another embodiment, FIG. 7 is a block circuit diagram showing the conventional example, FIG. 8 is a diagram showing the system voltage value after the occurrence of a power outage in FIG. 7, and FIG. FIG. 2 is a block circuit diagram showing a conventional example. Explanation of symbols, 1... Rectifier circuit, 2... Voltage dividing circuit, 3... Voltage detection circuit (voltage detection means), 4...
IC (voltage comparator), 5...R-S
Flip-flop circuit (bistable multivibrator), 6...CPU.

Claims (1)

【実用新案登録請求の範囲】 (1) 装置電源の電圧値を検知する電圧検出手段
と、この電圧検出手段からの出力信号に応じて停
電の検知を行なうとともに、装置全体の制御を行
なうCPUとを備えた停電検出装置において、 上記電圧検出手段からの出力信号を、セツトお
よびリセツト入力を有する二安定マルチバイブレ
ータのセツト入力信号とし、この二安定マルチバ
イブレータから出力される停電信号を上記CPU
に導入するとともに、このCPUは所定時間ごと
に上記停電信号に応じた信号を上記二安定マルチ
バイブレータのリセツト入力に対して出力するこ
とを特徴とする停電検出装置。 (2) 電圧検出手段はトランス二次側出力を整流
して得られる出力電圧を分圧し、その分圧された
電圧値を検知することを特徴とする請求項第1項
記載の停電検出装置。
[Scope of Claim for Utility Model Registration] (1) Voltage detection means for detecting the voltage value of the device's power supply, and a CPU that detects a power outage according to the output signal from the voltage detection means and controls the entire device. In the power failure detection device, the output signal from the voltage detection means is used as the set input signal of a bistable multivibrator having set and reset inputs, and the power failure signal output from the bistable multivibrator is sent to the CPU.
A power outage detection device characterized in that the CPU outputs a signal corresponding to the power outage signal to a reset input of the bistable multivibrator at predetermined time intervals. (2) The power failure detection device according to claim 1, wherein the voltage detection means divides the output voltage obtained by rectifying the output of the secondary side of the transformer, and detects the divided voltage value.
JP530189U 1989-01-20 1989-01-20 Pending JPH0299422U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP530189U JPH0299422U (en) 1989-01-20 1989-01-20

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP530189U JPH0299422U (en) 1989-01-20 1989-01-20

Publications (1)

Publication Number Publication Date
JPH0299422U true JPH0299422U (en) 1990-08-08

Family

ID=31208559

Family Applications (1)

Application Number Title Priority Date Filing Date
JP530189U Pending JPH0299422U (en) 1989-01-20 1989-01-20

Country Status (1)

Country Link
JP (1) JPH0299422U (en)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6143725B2 (en) * 1977-03-14 1986-09-29 Yokogawa Hokushin Electric

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6143725B2 (en) * 1977-03-14 1986-09-29 Yokogawa Hokushin Electric

Similar Documents

Publication Publication Date Title
JPH0299422U (en)
JPS63102325U (en)
JPS58164024U (en) reset circuit
JPS61133846U (en)
JPS5851330U (en) Power outage detection device
JP2964097B2 (en) AC signal synchronizer
JPH0223731U (en)
JPS61192309U (en)
JPH0299370U (en)
JPS5928725U (en) reset circuit
JPS6025390U (en) Power switching device
JPS58147041U (en) Safety equipment for production equipment, etc.
JPS62115781U (en)
JPS58108726U (en) protective relay
JPH02129137U (en)
JPS649423U (en)
JPS60158248U (en) Failure detection circuit for information processing equipment
JPS5925480U (en) Reverse phase detection circuit
JPS58194583U (en) Phase comparator input control circuit
JPS60649U (en) Multi-CPU system synchronization device
JPS6327946U (en)
JPS6361043U (en)
JPS60177686U (en) power converter
JPS60116549U (en) Main/slave computer synchronization device
JPH01146183U (en)