JPH0294661A - Capacity element of integrated circuit - Google Patents

Capacity element of integrated circuit

Info

Publication number
JPH0294661A
JPH0294661A JP24801288A JP24801288A JPH0294661A JP H0294661 A JPH0294661 A JP H0294661A JP 24801288 A JP24801288 A JP 24801288A JP 24801288 A JP24801288 A JP 24801288A JP H0294661 A JPH0294661 A JP H0294661A
Authority
JP
Japan
Prior art keywords
silicon oxide
protruding
oxide film
silicon nitride
silicon
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP24801288A
Other languages
Japanese (ja)
Inventor
Masaki Ishii
正樹 石井
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP24801288A priority Critical patent/JPH0294661A/en
Publication of JPH0294661A publication Critical patent/JPH0294661A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To enhance utilization efficiency of a plane by a method wherein a protruding body composed of an insulator is formed on a semiconductor substrate and metal layers to be used as counter electrodes of a capacity element are formed so as to sandwich a dielectric substance. CONSTITUTION:A silicon substrate 1 is covered with a surface-insulating silicon oxide film 2; silicon nitride films 3 and silicon oxide films 4 are piled up alternately to be quadruple; a laminated body is formed; the laminated body on the silicon oxide film 2 is etched and removed; a protruding body having a quadruply laminated structure of the silicon nitride films 3 and the silicon oxide films 4 is formed. Then, the silicon nitride films 3 of this protruding body are side-etched selectively; the silicon nitride films 3 are shaved off from their side faces toward their inside; side faces of the protruding body are formed to be story-shaped protruding and recessed faces. In addition, an aluminum layer 5, a dielectric-layer silicon oxide film 6 and an aluminum layer 7 are formed on raw faces of the protruding body whose side faces have been made to be the protruding and recessed faces; the aluminum layers 5, 7 are used as counter electrodes. Thereby, it is possible to reduce an area occupied by a capacity element.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は、半導体基板上に形成された、モノリシック集
積回路の容量素子に関する。
DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a capacitive element of a monolithic integrated circuit formed on a semiconductor substrate.

〔従来の技術〕[Conventional technology]

従来、半導体基板上に作成する容量素子としては、−船
釣には単層のMOSキャパシタ、また、ε、(比誘電率
)の大きな絶縁物を誘電体とする平面構造の容量素子が
ある。又、シリコントレンチ技術を用いて基板上に溝を
掘り、その表面上に導体−絶縁体−導体構造層を設ける
構造が、基板単位面積あたりの容量を大きくした容量素
子として最近報告されている。
Conventionally, as a capacitor element formed on a semiconductor substrate, there are a single-layer MOS capacitor for boat fishing, and a planar structure capacitor element whose dielectric is an insulator having a large ε (relative permittivity). In addition, a structure in which a trench is dug on a substrate using silicon trench technology and a conductor-insulator-conductor structure layer is provided on the surface of the trench has recently been reported as a capacitive element with increased capacitance per unit area of the substrate.

〔発明が解決しようとする課題〕[Problem to be solved by the invention]

上述した容量素子構造において、単層の容量素子では平
面利用効率が良くない。又大きいε、の誘電体を用いた
容量素子でも、ε、のバラツキが大きく安定性に欠ける
。また、溝堀り式の容量素子においては、その溝を垂直
に堀る必要があるが、その際の深さにも限界があり、平
面利用効率には限界があるという欠点を持つ。
In the above-described capacitive element structure, a single-layer capacitive element does not have good planar utilization efficiency. Furthermore, even in a capacitive element using a dielectric material with a large ε, the variation in ε is large and stability is lacking. Further, in a trench-drilling type capacitor element, it is necessary to trench the trench vertically, but there is a limit to the depth at that time, and there is a drawback that there is a limit to the planar utilization efficiency.

〔課題を解決するための手段〕[Means to solve the problem]

上記課題に対し本発明では、半導体基板上に、側面に階
層状の凸凹面とされた絶縁物の凸起体を設け、この凸起
体表面に、間に誘電物質をはさんで金属層を形成し、こ
の金属層を対向電極とした容量素子としている。
In order to solve the above problem, the present invention provides a semiconductor substrate with an insulating convex body with a layered uneven surface on its side surface, and a metal layer is formed on the surface of the convex body with a dielectric material in between. A capacitive element is formed with this metal layer as a counter electrode.

〔実施例〕〔Example〕

つぎに本発明を実施例により説明する。 Next, the present invention will be explained by examples.

第1図は本発明の一実施例の部分断面図である。FIG. 1 is a partial cross-sectional view of one embodiment of the present invention.

第1図において、シリコン基板1上を表面絶縁のシリコ
ン酸化膜2で被い、さらにその上に、例へば厚さ800
0人のシリコン窒化膜3とシリコン酸化膜4を交互に四
重に重ねて積層体を形成し、つぎに、所要部分をマスキ
ングして、シリコン酸化膜2上の積層体をエツチングで
除去し、シリコン窒化膜3とシリコン酸化膜4の四重積
層構造を有する凸起体を形成する。つぎにこの凸起体の
シリコン窒化膜3に対し選択的な側面エツチングを行う
ことにより、シリコン窒化膜3の部分は、側面から内側
に削り取られ、凸起体の側面は階層状の凸凹面となり、
側面エツチング前に比べ大幅な表面積の増加が得られる
。つぎに、この側面凸凹面となった凸起体素面に例えば
、1000人厚みのアルミ層5、同じ<1000人の誘
電体層シリコン酸化膜6、および同じ<1000人厚み
のアルミ層7を形成し、アルミ層5と7とを対向電極と
した容量素子となっている。
In FIG. 1, a silicon substrate 1 is covered with a surface insulating silicon oxide film 2, and a silicon oxide film 2 with a thickness of 800 mm, for example, is coated on top of the silicon oxide film 2.
0 silicon nitride films 3 and silicon oxide films 4 are alternately stacked in four layers to form a laminate, and then the required portions are masked and the laminate on the silicon oxide film 2 is removed by etching. A convex body having a quadruple laminated structure of silicon nitride film 3 and silicon oxide film 4 is formed. Next, by performing selective side etching on the silicon nitride film 3 of the convex body, the silicon nitride film 3 portion is scraped inward from the side surface, and the side surface of the convex body becomes a layered uneven surface. ,
A significant increase in surface area can be obtained compared to before side etching. Next, for example, an aluminum layer 5 with a thickness of 1000 mm, a dielectric layer silicon oxide film 6 with a thickness of <1000 mm, and an aluminum layer 7 with a thickness of <1000 mm are formed on the bare surface of the convex body with uneven side surfaces. However, it is a capacitive element with aluminum layers 5 and 7 as opposing electrodes.

〔発明の効果〕 以上述べたように、本発明による容量素子は、モノリシ
ック集積回路基板上における容量素子の占有面積を従来
よりも少なくとも1/2〜1/3程度まで小さくするこ
とを可能とする効果がある。
[Effects of the Invention] As described above, the capacitive element according to the present invention makes it possible to reduce the area occupied by the capacitive element on a monolithic integrated circuit board to at least 1/2 to 1/3 compared to the conventional one. effective.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本発明の一実施例の部分断面図である。 1・・・・・・シリコン基板、2・・・・・・基板上面
のシリコン酸化膜、3・・・・・・積層体のシリコン窒
化膜、4・・・・・・積層体のシリコン酸化膜、5,7
・・・・・・電極用アルミ層、6・・・・・・誘電体層
シリコン酸化膜。 代理人 弁理士  内  原   晋
FIG. 1 is a partial cross-sectional view of one embodiment of the present invention. 1...Silicon substrate, 2...Silicon oxide film on the upper surface of the substrate, 3...Silicon nitride film of the stack, 4...Silicon oxide of the stack membrane, 5,7
...Aluminum layer for electrode, 6...Dielectric layer silicon oxide film. Agent Patent Attorney Susumu Uchihara

Claims (1)

【特許請求の範囲】[Claims]  側面が階層状の凸凹面に形成された絶縁体からなる凸
起体が半導体基板上に形成され、さらに、前記凸起体の
表面に、容量素子の対向電極となる金属層が誘電体物質
を間にはさんで形成されてなることを特徴とするモノリ
シック集積回路の容量素子。
A convex body made of an insulator with a layered uneven surface is formed on a semiconductor substrate, and a metal layer that becomes a counter electrode of a capacitive element is coated with a dielectric material on the surface of the convex body. A capacitive element of a monolithic integrated circuit characterized in that it is formed by sandwiching the element between the elements.
JP24801288A 1988-09-30 1988-09-30 Capacity element of integrated circuit Pending JPH0294661A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP24801288A JPH0294661A (en) 1988-09-30 1988-09-30 Capacity element of integrated circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP24801288A JPH0294661A (en) 1988-09-30 1988-09-30 Capacity element of integrated circuit

Publications (1)

Publication Number Publication Date
JPH0294661A true JPH0294661A (en) 1990-04-05

Family

ID=17171881

Family Applications (1)

Application Number Title Priority Date Filing Date
JP24801288A Pending JPH0294661A (en) 1988-09-30 1988-09-30 Capacity element of integrated circuit

Country Status (1)

Country Link
JP (1) JPH0294661A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100274354B1 (en) * 1997-12-31 2000-12-15 김영환 Structure of dielectric layer in a semiconductor device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100274354B1 (en) * 1997-12-31 2000-12-15 김영환 Structure of dielectric layer in a semiconductor device

Similar Documents

Publication Publication Date Title
US5595931A (en) Method for fabricating capacitor of a semiconductor device
KR920001716A (en) Structure and manufacturing method of stacked capacitor of DRAM cell
JPS61263251A (en) Semiconductor device
KR930017186A (en) Multilayer Capacitor and Manufacturing Method Thereof
JPS6345749Y2 (en)
KR960012465A (en) Semiconductor device and manufacturing method thereof
JPH11261007A (en) Method for forming capacitive multilayer structure on semiconductor element and semiconductor element by the method
JPH0294661A (en) Capacity element of integrated circuit
KR940022841A (en) Capacitor of Semiconductor Device and Manufacturing Method Thereof
KR950006982B1 (en) Charge storaging node manufacturing method
JPH0247862A (en) Semiconductor integrated circuit device
KR970018606A (en) Integrated Capacitors and Method of Manufacturing the Same
JPH03257856A (en) Semiconductor device
JPS628947B2 (en)
JPH06176981A (en) Solid electrolytic capacitor
JPS62104067A (en) Semiconductor device
KR920000384B1 (en) Semiconductor memory device and method of fabricating thereof
JP2579236B2 (en) Transistor and manufacturing method thereof
RU2076475C1 (en) Thin-structure
JPS63240057A (en) Stack type capacitor
JPH06176978A (en) Solid electrolytic capacitor
JPH0923066A (en) Built-in capacitor substrate
KR910007114B1 (en) Semiconductor memory device and its manufacturing method
JPS61279166A (en) Substrate for hybrid integrated circuit
JPS58137242A (en) Integrated circuit device