JPH0294530A - Positioning method of semiconductor part - Google Patents

Positioning method of semiconductor part

Info

Publication number
JPH0294530A
JPH0294530A JP24650388A JP24650388A JPH0294530A JP H0294530 A JPH0294530 A JP H0294530A JP 24650388 A JP24650388 A JP 24650388A JP 24650388 A JP24650388 A JP 24650388A JP H0294530 A JPH0294530 A JP H0294530A
Authority
JP
Japan
Prior art keywords
substrate
suction nozzle
semiconductor
semiconductor component
semiconductor part
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP24650388A
Other languages
Japanese (ja)
Other versions
JP2674801B2 (en
Inventor
Hiroshi Sugano
菅野 弘
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Yamagata Ltd
Original Assignee
NEC Yamagata Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=17149367&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=JPH0294530(A) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Application filed by NEC Yamagata Ltd filed Critical NEC Yamagata Ltd
Priority to JP63246503A priority Critical patent/JP2674801B2/en
Publication of JPH0294530A publication Critical patent/JPH0294530A/en
Application granted granted Critical
Publication of JP2674801B2 publication Critical patent/JP2674801B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Die Bonding (AREA)

Abstract

PURPOSE:To mount a semiconductor part at a normal position on a substrate with high accuracy by computing the quantity of the positional displacement of the semiconductor part actually sucked to a suction nozzle and correcting a position on the basis of the quantity of the positional displacement. CONSTITUTION:The position of a semiconductor part 1A actually sucked to a suction nozzle 5 is recognized by comparing an image sensing pattern 11 with a normal-place pattern 12, and the quantities of the positional displacement (x), (y) of the semiconductor part are computed. The suction nozzle 5 is moved onto a substrate 7. The substrate 7 is placed onto a heater block 10 into which a heater 9 is buried, and adhesives 8 are attached at the required location of the substrate. The locations of the suction nozzle 5 and the semiconductor part 1A on the substrate 7 are corrected to reference positions on the basis of the quantities of positional displacement (x), (y) acquired by a rear recognition device 6, and the suction nozzle 5 is lowered and the semiconductor part 1A is loaded on the substrate 7. Accordingly, positional displacement at the time of the suction of the suction nozzle 5 can be corrected, thus loading the semiconductor part 1A at the normal location 13 of the substrate 7.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は半導体部品のダイボンディングに際しての半導
体部品の位置決めを行う方法に関する。
DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a method for positioning semiconductor components during die bonding of semiconductor components.

(従来の技術〕 一般に、半導体ウェハから小さなダイ状に切断された半
導体部品を吸着して半導体装置の基板上に搭載する半導
体部品のボンディングにおいては、半導体部品を基板上
に正確に位置決めして搭載を行う必要がある。このため
、従来では、第5図に示すボンディング方法が用いられ
ている。
(Prior art) In general, in bonding of semiconductor components, in which semiconductor components cut into small die shapes from a semiconductor wafer are adsorbed and mounted on the substrate of a semiconductor device, the semiconductor components are accurately positioned and mounted on the substrate. Therefore, conventionally, a bonding method shown in FIG. 5 has been used.

即ち、小さなダイ状に切断した半導体ウェハ1をリング
2に取着した粘着テープ3に接着しておき、切断された
各半導体部品IAを吸着ノズル5により吸着する。そし
て、この際半導体部品IAの表面を認識装置4を用いて
撮り込んでその位置を算出し、この半導体部品lAの位
置と吸着ノズル5の位置とを一致させる。吸着ノズル5
にて吸着した半導体部品IAは、ヒータ9を有するヒー
タブロック10上に載置した基板7上にまで搬送し、接
着剤8を用いて基板7に接着させている。
That is, a semiconductor wafer 1 cut into small die shapes is adhered to an adhesive tape 3 attached to a ring 2, and each cut semiconductor component IA is sucked by a suction nozzle 5. At this time, the surface of the semiconductor component IA is photographed using the recognition device 4, its position is calculated, and the position of the semiconductor component IA and the position of the suction nozzle 5 are matched. Suction nozzle 5
The semiconductor component IA that has been sucked is transported onto a substrate 7 placed on a heater block 10 having a heater 9, and is bonded to the substrate 7 using an adhesive 8.

〔発明が解決しようとする課題〕[Problem to be solved by the invention]

上述した従来の位置決め方法では、吸着ノズル5で吸着
した半導体部品IAをそのままの状態で基板7に搭載し
ているため、この間において半導体部品IAの位置を補
正することは難しい。このため、半導体部品IAを吸着
する際の位置認識及び吸着ノズル5による吸着時に位置
ずれが生じると、この位置ずれがそのまま基板7におけ
る搭載位置すれとなって現れ、半導体装置における不良
品発生の原因となっていた。
In the conventional positioning method described above, since the semiconductor component IA picked up by the suction nozzle 5 is mounted on the substrate 7 in that state, it is difficult to correct the position of the semiconductor component IA during this period. Therefore, if a positional deviation occurs during position recognition and suction by the suction nozzle 5 when picking up the semiconductor component IA, this positional deviation will directly result in misalignment of the mounting position on the board 7, which will cause defective products in the semiconductor device. It became.

本発明は半導体部品の位置ずれを防止して不良半導体装
置の発生を防止することができる半導体部品の位置決め
方法を提供することを目的とする。
SUMMARY OF THE INVENTION An object of the present invention is to provide a method for positioning semiconductor components that can prevent the occurrence of defective semiconductor devices by preventing misalignment of semiconductor components.

(課題を解決するための手段〕 本発明の半導体部品の位置決め方法は、半導体ウェハか
ら小さなダイ状に切断された半導体部品を吸着ノズルに
より吸着し、かつこれを搬送して基板上に搭載するに際
し、半導体部品の吸着箇所と前記基板との間に半導体部
品の裏面を認識する裏面認識装置を配設して半導体部品
の搬送途中で該半導体部品の正規位置に対する位置ずれ
量を算出し、この位置ずれ量に基づいて基板上に搭載す
る際の半導体部品の位置ずれ量を補正するようにしてい
る。
(Means for Solving the Problems) The semiconductor component positioning method of the present invention involves sucking semiconductor components cut into small die shapes from a semiconductor wafer using a suction nozzle, and transporting and mounting the semiconductor components on a substrate. A back side recognition device that recognizes the back side of the semiconductor component is installed between the suction point of the semiconductor component and the substrate, and the amount of positional deviation of the semiconductor component from the normal position is calculated during the transportation of the semiconductor component, and this position is calculated. Based on the amount of deviation, the amount of positional deviation of the semiconductor component when mounted on the board is corrected.

〔作用〕[Effect]

上述した方法では裏面認識装置において実際に吸着ノズ
ルに吸着された半導体部品の位置ずれ量を算出し、この
位置ずれ量に基づいて位置補正を行うので、基板上の正
規位置に高精度で半導体部品を実装できる。
In the method described above, the amount of positional deviation of the semiconductor component actually picked up by the suction nozzle is calculated in the backside recognition device, and the position is corrected based on this amount of positional deviation, so the semiconductor component is placed in the correct position on the board with high precision. can be implemented.

〔実施例] 次に、本発明を図面を参照して説明する。〔Example] Next, the present invention will be explained with reference to the drawings.

第1図は本発明方法を実施するための概略図である。第
2図に平面状態を示すように、小さなダイ状に切断した
半導体ウェハ1をリング2に取着した粘着テープ3に接
着している。そして、この状態で認識装置4を用いて搭
載しようとする半導体部品IAの位置を認識し、吸着ノ
ズル5にて吸着する。
FIG. 1 is a schematic diagram for implementing the method of the invention. As shown in a plan view in FIG. 2, a semiconductor wafer 1 cut into small die shapes is adhered to an adhesive tape 3 attached to a ring 2. In this state, the recognition device 4 is used to recognize the position of the semiconductor component IA to be mounted, and the suction nozzle 5 suctions it.

そして、吸着ノズル5にて半導体部品IAを基板に向け
て搬送する途中で、−旦吸着ノズル5を停止させる。こ
の停止位置の直下には裏面認識装置6を設けており、こ
こで半導体部品IAの裏面を撮り込む。そして、第3図
(a)のように、この撮像パターン11を正規位置パタ
ーン12と比較することで、吸着ノズル5に実際に吸着
されている半導体部品IAの位置を認識し、かつその位
置ずれ量x、yを算出する。
Then, while the semiconductor component IA is being transported toward the substrate by the suction nozzle 5, the suction nozzle 5 is temporarily stopped. A backside recognition device 6 is provided directly below this stop position, and the backside of the semiconductor component IA is photographed here. Then, as shown in FIG. 3(a), by comparing this imaged pattern 11 with the normal position pattern 12, the position of the semiconductor component IA actually sucked by the suction nozzle 5 can be recognized, and the positional deviation can be detected. Calculate the quantities x and y.

しかる上で、吸着ノズル5を基板7上に移動させる。基
板7はヒータ9を埋設したヒータブロック10上に載置
しており、所要箇所に接着剤8を設けている。そして、
裏面認識装置6で求めた位置ずれ量x、yに基づいて、
基板7上における吸着ノズル5及び半導体部品IAの位
置を基準位置に対して補正した上で、吸着ノズル5を下
降することにより、半導体部品IAを基板7に搭載する
After that, the suction nozzle 5 is moved onto the substrate 7. The substrate 7 is placed on a heater block 10 in which a heater 9 is embedded, and an adhesive 8 is provided at required locations. and,
Based on the positional deviation amounts x and y determined by the back side recognition device 6,
After correcting the positions of the suction nozzle 5 and the semiconductor component IA on the substrate 7 with respect to the reference position, the semiconductor component IA is mounted on the substrate 7 by lowering the suction nozzle 5.

以上のように、吸着ノズル5の吸着時における位置ずれ
を補正でき、半導体部品IAを基板7の正規位置13に
搭載できる。なお、回転方向の補正を行うことができる
のはいうまでもない。
As described above, the positional deviation of the suction nozzle 5 during suction can be corrected, and the semiconductor component IA can be mounted at the normal position 13 on the substrate 7. Note that it goes without saying that the rotation direction can be corrected.

第2図は本発明の他の実施例を説明するための概略図で
ある。
FIG. 2 is a schematic diagram for explaining another embodiment of the present invention.

この実施例では、前記実施例と同様に裏面認識装置6に
て吸着ノズル5に吸着された半導体部品1Aの位置ずれ
量を算出する。そして、吸着ノズル5を基板7上に移動
位置したときに、前記位置ずれ量x、yに基づいてヒー
ターブロック1oを平面XY力方向移動させ、吸着ノズ
ル5に対するヒータブロック10及び基板7の位置ずれ
量を補正する。
In this embodiment, the amount of positional shift of the semiconductor component 1A sucked by the suction nozzle 5 is calculated by the back surface recognition device 6 in the same way as in the previous embodiment. Then, when the suction nozzle 5 is moved to a position on the substrate 7, the heater block 1o is moved in the plane XY force direction based on the positional deviation amounts x and y, and the positional deviation of the heater block 10 and the substrate 7 with respect to the suction nozzle 5 is adjusted. Correct the amount.

この実施例では、ヒーターブロック10側を動かして補
正をかけるため、吸着ノズル側で補正をかけるよりも、
機構が簡単になる利点がある。
In this embodiment, since the correction is made by moving the heater block 10 side, rather than making the correction on the suction nozzle side,
This has the advantage of simplifying the mechanism.

〔発明の効果] 以上説明したように本発明は、半導体部品の搬送途中で
該半導体部品の正規位置に対する位置ずれ量を算出し、
この位置ずれ量に基づいて基板上に搭載する際の半導体
部品の位置ずれ量を補正しているので、基板上の正規位
置に高精度で半導体部品を実装でき、不良半導体装置を
低減して半導体装置の製造歩留りが改善できるとともに
、半導体製品を安価に提供できるという効果がある。
[Effects of the Invention] As explained above, the present invention calculates the amount of positional deviation of the semiconductor component from the normal position during the transportation of the semiconductor component,
Based on this amount of positional deviation, the amount of positional deviation of semiconductor components when mounted on the board is corrected, so it is possible to mount semiconductor components in the correct position on the board with high precision, reduce the number of defective semiconductor devices, and This has the effect that the manufacturing yield of devices can be improved and semiconductor products can be provided at low cost.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本発明方法の一実施例を説明するための概略図
、第2図はリングに固定された半導体ウェハの平面図、
第3図(a)は認識装置における位置ずれ算出状態を示
すモニタ図、第3図(b)は基板に対する半導体部品の
位置補正量を示す平面図、第4図は本発明の他の実施例
を説明するための概略図、第5図は従来の位置決め方法
を説明するための概略図である。 1・・・半導体ウェハ、IA・・・半導体部品、2・・
・リング、3・・・粘着テープ、4・・・認識装置、5
・・・吸着ノズル、6・・・裏面認識装置、7・・・基
板、8・・・接着剤、9・・・ヒータ、10・・・ヒー
タブロック、11・・・撮像パターン、12・・・正規
位置パターン、13・・・正規位置。 第3 図 (a) 11ら14″つ、ハブーン (b) 第1 第2 第5
FIG. 1 is a schematic diagram for explaining an embodiment of the method of the present invention, FIG. 2 is a plan view of a semiconductor wafer fixed to a ring,
FIG. 3(a) is a monitor diagram showing the positional deviation calculation state in the recognition device, FIG. 3(b) is a plan view showing the positional correction amount of the semiconductor component with respect to the board, and FIG. 4 is another embodiment of the present invention. FIG. 5 is a schematic diagram for explaining a conventional positioning method. 1... Semiconductor wafer, IA... Semiconductor parts, 2...
・Ring, 3... Adhesive tape, 4... Recognition device, 5
. . . Suction nozzle, 6 . Back surface recognition device, 7 . Substrate, 8 . Adhesive, 9 . - Regular position pattern, 13... regular position. Figure 3 (a) 11 to 14'', Haboon (b) 1st 2nd 5th

Claims (1)

【特許請求の範囲】[Claims] 1、半導体ウェハから小さなダイ状に切断された半導体
部品を吸着ノズルにより吸着し、かつこれを搬送して基
板上に搭載する半導体部品のボンディングに際し、半導
体部品の吸着箇所と前記基板との間に半導体部品の裏面
を認識する裏面認識装置を配設し、この裏面認識装置に
より半導体部品の搬送途中で該半導体部品の正規位置に
対する位置ずれ量を算出し、この位置ずれ量に基づいて
基板上に搭載する際の半導体部品の位置ずれ量を補正す
ることを特徴とする半導体部品の位置決め方法。
1. Semiconductor components cut into small die shapes from a semiconductor wafer are sucked by a suction nozzle, and then transported and mounted on a substrate. During bonding of semiconductor components, there is a gap between the pickup location of the semiconductor component and the substrate. A backside recognition device that recognizes the backside of a semiconductor component is installed, and the backside recognition device calculates the amount of positional deviation of the semiconductor component from its normal position during the transportation of the semiconductor component, and the amount of positional deviation of the semiconductor component from the normal position is determined based on this amount of positional deviation. A method for positioning a semiconductor component, characterized by correcting the amount of positional deviation of the semiconductor component during mounting.
JP63246503A 1988-09-30 1988-09-30 Positioning method for semiconductor parts Expired - Lifetime JP2674801B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP63246503A JP2674801B2 (en) 1988-09-30 1988-09-30 Positioning method for semiconductor parts

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP63246503A JP2674801B2 (en) 1988-09-30 1988-09-30 Positioning method for semiconductor parts

Publications (2)

Publication Number Publication Date
JPH0294530A true JPH0294530A (en) 1990-04-05
JP2674801B2 JP2674801B2 (en) 1997-11-12

Family

ID=17149367

Family Applications (1)

Application Number Title Priority Date Filing Date
JP63246503A Expired - Lifetime JP2674801B2 (en) 1988-09-30 1988-09-30 Positioning method for semiconductor parts

Country Status (1)

Country Link
JP (1) JP2674801B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008041733A (en) * 2006-08-02 2008-02-21 Matsushita Electric Ind Co Ltd Electronic component mounting apparatus, and substrate heating method

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6386528A (en) * 1986-09-30 1988-04-16 Toshiba Corp Die-bonding device
JPS63134545U (en) * 1987-02-24 1988-09-02

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6386528A (en) * 1986-09-30 1988-04-16 Toshiba Corp Die-bonding device
JPS63134545U (en) * 1987-02-24 1988-09-02

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008041733A (en) * 2006-08-02 2008-02-21 Matsushita Electric Ind Co Ltd Electronic component mounting apparatus, and substrate heating method

Also Published As

Publication number Publication date
JP2674801B2 (en) 1997-11-12

Similar Documents

Publication Publication Date Title
KR102560942B1 (en) Apparatus and method for mounting components on a substrate
JPH0344438B2 (en)
US6931717B2 (en) Apparatus for mounting an electronic part onto a circuit substrate
KR20190068467A (en) Electronic component mounting device and electronic component mounting method
JP5309503B2 (en) POSITIONING DEVICE, POSITIONING METHOD, AND SEMICONDUCTOR MANUFACTURING DEVICE HAVING THEM
TWI741256B (en) Die bonding device and manufacturing method of semiconductor device
JPH0294530A (en) Positioning method of semiconductor part
TWI820540B (en) Die bonding device and method of manufacturing semiconductor device
JP2000252303A (en) Pellet bonding method
CN114823414A (en) Chip mounting device and method for manufacturing semiconductor device
JPH09186193A (en) Method and apparatus for mounting electronic component
CN113410213A (en) Chip mounting device and method for manufacturing semiconductor device
TW202107575A (en) Die bonding device and method of manufacturing semiconductor device mounting a semiconductor chip (die) on a temporary substrate with high positioning accuracy
JP4633912B2 (en) Electronic component mounting device
JP2003031599A (en) Method and apparatus for die bonding
CN112530839B (en) Chip mounting apparatus and method for manufacturing semiconductor device
JP6259616B2 (en) Die bonder and semiconductor manufacturing method
JP5576219B2 (en) Die bonder and die bonding method
JP2822448B2 (en) Electronic component mounting method
JP4402810B2 (en) Electronic component mounting machine
JP3891689B2 (en) Bonding apparatus and method
KR20070101054A (en) Chip attaching device having vacuum sensor for checking horizontal
JPS63186499A (en) Automatic correction of wear of attraction nozzle in electronic parts mounter
TW202245305A (en) Bonding device and method of manufacturing solid-state imaging device including a syringe, a bonding head, and a control unit
JPH11163037A (en) Method and device for bonding inner lead