JPH0281063U - - Google Patents
Info
- Publication number
- JPH0281063U JPH0281063U JP1988160212U JP16021288U JPH0281063U JP H0281063 U JPH0281063 U JP H0281063U JP 1988160212 U JP1988160212 U JP 1988160212U JP 16021288 U JP16021288 U JP 16021288U JP H0281063 U JPH0281063 U JP H0281063U
- Authority
- JP
- Japan
- Prior art keywords
- conductivity type
- mos transistor
- type mos
- basic unit
- semiconductor memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000004065 semiconductor Substances 0.000 claims 3
- 238000010586 diagram Methods 0.000 description 1
Landscapes
- Design And Manufacture Of Integrated Circuits (AREA)
- Semiconductor Memories (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1988160212U JPH0281063U (en:Method) | 1988-12-09 | 1988-12-09 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1988160212U JPH0281063U (en:Method) | 1988-12-09 | 1988-12-09 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH0281063U true JPH0281063U (en:Method) | 1990-06-22 |
Family
ID=31442081
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1988160212U Pending JPH0281063U (en:Method) | 1988-12-09 | 1988-12-09 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0281063U (en:Method) |
-
1988
- 1988-12-09 JP JP1988160212U patent/JPH0281063U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR920000145A (ko) | 반도체 메모리 | |
| JPS5948142U (ja) | ヒステリシス特性を有するモス入力バツフア回路 | |
| KR920010903A (ko) | 스태틱 랜덤 액세스 메모리용 셀 | |
| JPH0281063U (en:Method) | ||
| GB1409985A (en) | Data storage circuit | |
| JPS5937858B2 (ja) | 半導体装置およびその製法 | |
| JPH01160859U (en:Method) | ||
| JPS63128644A (ja) | 半導体装置のオプシヨン切換回路 | |
| JPH02146849U (en:Method) | ||
| KR870010544A (ko) | 반도체 기억장치 및 그 제조 방법 | |
| JP2734531B2 (ja) | 論理回路 | |
| JPS58182442U (ja) | 相補型絶縁ゲ−ト電界効果半導体集積回路装置 | |
| JPH0348924U (en:Method) | ||
| JPS6186953U (en:Method) | ||
| JP2520473B2 (ja) | 半導体集積回路 | |
| JPH0288249U (en:Method) | ||
| JPH0275751U (en:Method) | ||
| JPS63177064U (en:Method) | ||
| JPS6155300U (en:Method) | ||
| JPS6457647U (en:Method) | ||
| JPS5810114U (ja) | 集積回路 | |
| JPS5353982A (en) | Production of field effect transistor | |
| JPH01140697U (en:Method) | ||
| JPS5984844U (ja) | 半導体装置 | |
| JPS6439654U (en:Method) |