JPH0267434U - - Google Patents
Info
- Publication number
- JPH0267434U JPH0267434U JP16662088U JP16662088U JPH0267434U JP H0267434 U JPH0267434 U JP H0267434U JP 16662088 U JP16662088 U JP 16662088U JP 16662088 U JP16662088 U JP 16662088U JP H0267434 U JPH0267434 U JP H0267434U
- Authority
- JP
- Japan
- Prior art keywords
- program
- time
- processing
- processing device
- setting means
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 claims 2
- 238000010586 diagram Methods 0.000 description 2
Description
第１図は本考案のプログラム処理装置を組込ん
だコンピユータシステムのハードウエア構成図、
第２図は本考案に係るプログラム処理装置の第１
の実施例の構成図、第３図は第２図に示したプロ
グラム処理装置の処理流れを示すフローチヤート
、第４図ａ乃至ｃは第２図に示したプログラム処
理装置によりプログラムＰ１，Ｐ２を時分割で処
理するとしたときのタイマ割込みのタイミング、
プログラムＰ１の実行状況、プログラムＰ２の実
行状況をそれぞれ示すタイムチヤート、第５図は
本考案に係るプログラム処理装置の第２の実施例
の構成図、第６図は第５図に示したプログラム処
理装置の処理流れを示すフローチヤート、第７図
ａ乃至ｄは第５図に示したプログラム処理装置に
よりプログラムｐｉ−１，Ｐｉ，Ｐｉ＋１を時分
割で処理するとしたときのタイマ割込みのタイミ
ング、プログラムＰｉ−１の実行状況、プログラ
ムＰｉの実行状況、プログラムＰｉ＋１の実行状
況をそれぞれ示すタイムチヤート、第８図は従来
のプログラム処理装置の処理流れを示すフローチ
ヤート、第９図ａ乃至ｃは従来のプログラム処理
装置によりプログラムＰ１，Ｐ２を時分割で処理
するとしたときのタイマ割込みのタイミング、プ
ログラムＰ１の実行状況、プログラムＰ２の実行
状況をそれぞれ示すタイムチヤートである。
１…割込回数計数部、２…割込回数設定テーブ
ル、３…比較判別部、４，２１…時分割処理部、
２０…処理時間設定テーブル。
FIG. 1 is a hardware configuration diagram of a computer system incorporating the program processing device of the present invention.
Figure 2 shows the first part of the program processing device according to the present invention.
FIG. 3 is a flowchart showing the processing flow of the program processing device shown in FIG. 2 , and FIGS. Timing of timer interrupt when processing 2 in time division,
A time chart showing the execution status of the program P1 and the execution status of the program P2 , FIG. 5 is a block diagram of the second embodiment of the program processing device according to the present invention, and FIG. 6 is the time chart shown in FIG. Flowcharts illustrating the processing flow of the program processing device, FIGS. 7a to 7d are timer interrupts when the program processing device shown in FIG. FIG . 8 is a flowchart showing the processing flow of a conventional program processing device. Figures a to c are time charts showing the timing of timer interrupts, the execution status of program P1 , and the execution status of program P2 , respectively, when programs P1 and P2 are processed in a time-sharing manner by a conventional program processing device. be. 1... Interruption number counting unit, 2... Interruption number setting table, 3... Comparison determination unit, 4, 21... Time division processing unit,
20...Processing time setting table.
Claims (1)
処理装置において、１回の時分割処理で割当てら
れる処理時間を各プログラムごとにそれぞれ別個
に設定可能な処理時間設定手段と、所定のプログ
ラムの処理時間が前記処理時間設定手段で設定さ
れた処理時間となつたときに時分割処理を行なわ
せる時分割手段とを備えていることを特徴とする
プログラム処理装置。 In a program processing device that processes a plurality of programs in a time-sharing manner, a processing time setting means that can set the processing time allocated in one time-sharing process for each program separately, and a processing time setting means that allows the processing time of a predetermined program to be set separately for each program; 1. A program processing device comprising: time division means for performing time division processing when the processing time set by the time setting means is reached.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP16662088U JPH0267434U (en) | 1988-07-08 | 1988-12-23 |
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP9119388 | 1988-07-08 | ||
| JP16662088U JPH0267434U (en) | 1988-07-08 | 1988-12-23 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH0267434U true JPH0267434U (en) | 1990-05-22 |
Family
ID=31718660
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP16662088U Pending JPH0267434U (en) | 1988-07-08 | 1988-12-23 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0267434U (en) |
-
1988
- 1988-12-23 JP JP16662088U patent/JPH0267434U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0267434U (en) | ||
| JPS63118651U (en) | ||
| JPS6033654A (en) | Inter-microprocessor data transferring system | |
| JPH01127004U (en) | ||
| JPS62158550U (en) | ||
| JPH0363253U (en) | ||
| JPH0440338U (en) | ||
| JPH03127915U (en) | ||
| JPH01162474U (en) | ||
| JP2557785Y2 (en) | Single chip microcomputer | |
| JPH01181130A (en) | Task start system for real time os | |
| JPH01160546U (en) | ||
| JPH0270248U (en) | ||
| JPH0330148U (en) | ||
| JPH01142057U (en) | ||
| JPS6361045U (en) | ||
| JPH0462093B2 (en) | ||
| JPS63143948U (en) | ||
| JPS60131006U (en) | calculation control device | |
| JPS6361043U (en) | ||
| JPS61155851U (en) | ||
| JPH01102938U (en) | ||
| JPS6241153U (en) | ||
| JPS62105554U (en) | ||
| JPS64141U (en) |